coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
msr.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
/* This file applies to AMD64 products.
4
* The definitions come from the device's PPR.
5
*/
6
7
#ifndef AMD_PICASSO_MSR_H
8
#define AMD_PICASSO_MSR_H
9
10
/* MSRC001_00[6B:64] P-state [7:0] bit definitions */
11
#define PSTATE_DEF_HI_ENABLE_SHIFT 31
12
#define PSTATE_DEF_HI_ENABLE_MASK (0x1 << PSTATE_DEF_HI_ENABLE_SHIFT)
13
#define PSTATE_DEF_LO_CUR_DIV_SHIFT 30
14
#define PSTATE_DEF_LO_CUR_DIV_MASK (0x3 << PSTATE_DEF_LO_CUR_DIV_SHIFT)
15
#define PSTATE_DEF_LO_CUR_VAL_SHIFT 22
16
#define PSTATE_DEF_LO_CUR_VAL_MASK (0xFF << PSTATE_DEF_LO_CUR_VAL_SHIFT)
17
#define PSTATE_DEF_LO_CORE_VID_SHIFT 14
18
#define PSTATE_DEF_LO_CORE_VID_MASK (0xFF << PSTATE_DEF_LO_CORE_VID_SHIFT)
19
#define PSTATE_DEF_LO_FREQ_DIV_SHIFT 8
20
#define PSTATE_DEF_LO_FREQ_DIV_MASK (0x3F << PSTATE_DEF_LO_FREQ_DIV_SHIFT)
21
#define PSTATE_DEF_LO_FREQ_DIV_MIN 0x8
22
#define PSTATE_DEF_LO_EIGHTH_STEP_MAX 0x1A
23
#define PSTATE_DEF_LO_FREQ_DIV_MAX 0x3E
24
#define PSTATE_DEF_LO_FREQ_MUL_SHIFT 0
25
#define PSTATE_DEF_LO_FREQ_MUL_MASK (0xFF << PSTATE_DEF_LO_FREQ_MUL_SHIFT)
26
#define PSTATE_DEF_LO_CORE_FREQ_BASE 25
27
28
#endif
/* AMD_PICASSO_MSR_H */
src
soc
amd
picasso
include
soc
msr.h
Generated by
1.9.1