coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
smm.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #ifndef _EC_GOOGLE_CHROMEEC_SMM_H
4 #define _EC_GOOGLE_CHROMEEC_SMM_H
5 
6 #include <stdint.h>
7 
8 /* Process all events from the EC when EC triggered an SMI#. */
10 
11 /*
12  * Set wake masks according to sleep type, clear SCI and SMI masks,
13  * and clear any pending events.
14  */
15 void chromeec_smi_sleep(int slp_type, uint64_t s3_mask, uint64_t s5_mask);
16 
17 /*
18  * Set device event masks according to sleep type,
19  * and clear any pending device events.
20  */
21 void chromeec_smi_device_event_sleep(int slp_type, uint64_t s3_mask,
22  uint64_t s5_mask);
23 
24 /*
25  * Provided the APMC command do the following while clearing pending events.
26  * APM_CNT_ACPI_ENABLE: clear SMI mask. set SCI mask.
27  * APM_CNT_ACPI_DISABLE: clear SCI mask. set SMI mask.
28  */
29 void chromeec_smi_apmc(int apmc, uint64_t sci_mask, uint64_t smi_mask);
30 
31 #endif /* _EC_GOOGLE_CHROMEEC_SMM_H */
void chromeec_smi_sleep(int slp_type, uint64_t s3_mask, uint64_t s5_mask)
Definition: smihandler.c:48
void chromeec_smi_process_events(void)
Definition: smihandler.c:29
void chromeec_smi_apmc(int apmc, uint64_t sci_mask, uint64_t smi_mask)
Definition: smihandler.c:89
void chromeec_smi_device_event_sleep(int slp_type, uint64_t s3_mask, uint64_t s5_mask)
Definition: smihandler.c:71
unsigned long long uint64_t
Definition: stdint.h:17