coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
hda_verb.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef HDA_VERB_H
4
#define HDA_VERB_H
5
6
#include <
device/azalia_device.h
>
7
8
const
u32
cim_verb_data
[] = {
9
10
0x8086280B,
11
0x00000000,
12
0x00000005,
13
14
/*
15
* Display Audio Verb Table
16
* Enable the third converter and Pin first (NID 08h)
17
*/
18
0x00878101,
19
0x00878101,
20
0x00878101,
21
0x00878101,
22
23
AZALIA_PIN_CFG
(0, 0x05, 0x18560010),
24
AZALIA_PIN_CFG
(0, 0x06, 0x18560020),
25
AZALIA_PIN_CFG
(0, 0x07, 0x18560030),
26
27
/* Disable the third converter and third Pin (NID 08h) */
28
0x00878100,
29
0x00878100,
30
0x00878100,
31
0x00878100,
32
33
/* ALC 298 */
34
0x10EC0298,
35
0x00000000,
36
0x00000023,
37
38
AZALIA_SUBVENDOR
(0, 0x10EC109C),
39
AZALIA_PIN_CFG
(0, 0x01, 0x00000000),
40
AZALIA_PIN_CFG
(0, 0x12, 0x411111F0),
41
AZALIA_PIN_CFG
(0, 0x13, 0x40000000),
42
AZALIA_PIN_CFG
(0, 0x14, 0x9017011F),
43
AZALIA_PIN_CFG
(0, 0x17, 0x90170110),
44
AZALIA_PIN_CFG
(0, 0x18, 0x03A11040),
45
AZALIA_PIN_CFG
(0, 0x19, 0x411111F0),
46
AZALIA_PIN_CFG
(0, 0x1A, 0x411111F0),
47
AZALIA_PIN_CFG
(0, 0x1D, 0x4066A22D),
48
AZALIA_PIN_CFG
(0, 0x1E, 0x411111F0),
49
AZALIA_PIN_CFG
(0, 0x21, 0x03211020),
50
51
/* Widget node 0x20 */
52
0x0205004F,
53
0x0204B009,
54
0x02050050,
55
0x02041000,
56
/* Widget node 0x20 - 1 */
57
0x02050019,
58
0x02040017,
59
0x02050020,
60
0x02040002,
61
/* Widget node 0x20 - 2 */
62
0x0205008F,
63
0x02041008,
64
0x02050036,
65
0x020462C0,
66
/* Widget node 0x20 - 3 */
67
0x0205002B,
68
0x02040D10,
69
0x0205002D,
70
0x02044020,
71
/* Widget node 0x20 - 4 */
72
0x0205000E,
73
0x02046F80,
74
0x01771F90,
75
0x01771F90,
76
/* Widget node 0x20 - 5 */
77
0x02050079,
78
0x02046800,
79
0x02050079,
80
0x02046800,
81
82
/* TI AMP settings */
83
0x02050022,
84
0x0204004C,
85
0x02050023,
86
0x02040000,
87
0x02050025,
88
0x02040000,
89
0x02050026,
90
0x0204B010,
91
92
0x000F0000,
93
0x000F0000,
94
0x000F0000,
95
0x000F0000,
96
0x000F0000,
97
0x000F0000,
98
0x000F0000,
99
0x000F0000,
100
101
0x02050022,
102
0x0204004C,
103
0x02050023,
104
0x02040002,
105
0x02050025,
106
0x02040011,
107
0x02050026,
108
0x0204B010,
109
110
0x000F0000,
111
0x000F0000,
112
0x000F0000,
113
0x000F0000,
114
0x000F0000,
115
0x000F0000,
116
0x000F0000,
117
0x000F0000,
118
119
0x02050022,
120
0x0204004C,
121
0x02050023,
122
0x0204000F,
123
0x02050025,
124
0x02040010,
125
0x02050026,
126
0x0204B010,
127
128
0x000F0000,
129
0x000F0000,
130
0x000F0000,
131
0x000F0000,
132
0x000F0000,
133
0x000F0000,
134
0x000F0000,
135
0x000F0000,
136
137
0x02050022,
138
0x0204004C,
139
0x02050023,
140
0x02040025,
141
0x02050025,
142
0x02040008,
143
0x02050026,
144
0x0204B010,
145
146
0x000F0000,
147
0x000F0000,
148
0x000F0000,
149
0x000F0000,
150
0x000F0000,
151
0x000F0000,
152
0x000F0000,
153
0x000F0000,
154
155
0x02050022,
156
0x0204004C,
157
0x02050023,
158
0x02040002,
159
0x02050025,
160
0x02040000,
161
0x02050026,
162
0x0204B010,
163
164
0x000F0000,
165
0x000F0000,
166
0x000F0000,
167
0x000F0000,
168
0x000F0000,
169
0x000F0000,
170
0x000F0000,
171
0x000F0000,
172
173
0x02050022,
174
0x0204004C,
175
0x02050023,
176
0x02040003,
177
0x02050025,
178
0x02040000,
179
0x02050026,
180
0x0204B010
181
};
182
183
const
u32
pc_beep_verbs
[] = {
184
};
185
AZALIA_ARRAY_SIZES
;
186
#endif
azalia_device.h
AZALIA_SUBVENDOR
#define AZALIA_SUBVENDOR(codec, val)
Definition:
azalia_device.h:148
AZALIA_PIN_CFG
#define AZALIA_PIN_CFG(codec, pin, val)
Definition:
azalia_device.h:134
cim_verb_data
const u32 cim_verb_data[]
Definition:
hda_verb.h:6
pc_beep_verbs
const u32 pc_beep_verbs[]
Definition:
hda_verb.h:90
AZALIA_ARRAY_SIZES
AZALIA_ARRAY_SIZES
Definition:
hda_verb.h:99
u32
uint32_t u32
Definition:
stdint.h:51
src
mainboard
intel
kblrvp
variants
rvp11
include
variant
hda_verb.h
Generated by
1.9.1