coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
smihandler.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
cpu/x86/smm.h
>
4
#include <
ec/google/chromeec/smm.h
>
5
#include <
intelblocks/smihandler.h
>
6
7
#include <baseboard/variants.h>
8
#include <variant/ec.h>
9
10
void
mainboard_smi_espi_handler
(
void
)
11
{
12
chromeec_smi_process_events
();
13
}
14
15
void
__weak
variant_smi_sleep
(
u8
slp_typ) {}
16
17
void
mainboard_smi_sleep
(
u8
slp_typ)
18
{
19
variant_smi_sleep
(slp_typ);
20
chromeec_smi_sleep
(slp_typ,
MAINBOARD_EC_S3_WAKE_EVENTS
,
21
MAINBOARD_EC_S5_WAKE_EVENTS
);
22
}
23
24
int
mainboard_smi_apmc
(
u8
apmc)
25
{
26
chromeec_smi_apmc
(apmc,
MAINBOARD_EC_SCI_EVENTS
, 0);
27
return
0;
28
}
mainboard_smi_sleep
void __weak mainboard_smi_sleep(u8 slp_typ)
Definition:
smihandler.c:210
mainboard_smi_apmc
int __weak mainboard_smi_apmc(u8 data)
Definition:
smihandler.c:209
chromeec_smi_sleep
void chromeec_smi_sleep(int slp_type, uint64_t s3_mask, uint64_t s5_mask)
Definition:
smihandler.c:48
chromeec_smi_process_events
void chromeec_smi_process_events(void)
Definition:
smihandler.c:29
chromeec_smi_apmc
void chromeec_smi_apmc(int apmc, uint64_t sci_mask, uint64_t smi_mask)
Definition:
smihandler.c:89
smm.h
smm.h
MAINBOARD_EC_S5_WAKE_EVENTS
#define MAINBOARD_EC_S5_WAKE_EVENTS
Definition:
ec.h:32
MAINBOARD_EC_SCI_EVENTS
#define MAINBOARD_EC_SCI_EVENTS
Definition:
ec.h:12
MAINBOARD_EC_S3_WAKE_EVENTS
#define MAINBOARD_EC_S3_WAKE_EVENTS
Definition:
ec.h:37
mainboard_smi_espi_handler
void mainboard_smi_espi_handler(void)
Definition:
smihandler.c:26
variant_smi_sleep
void __weak variant_smi_sleep(u8 slp_typ)
Definition:
smihandler.c:52
__weak
const struct smm_save_state_ops *legacy_ops __weak
Definition:
save_state.c:8
smihandler.h
u8
uint8_t u8
Definition:
stdint.h:45
src
mainboard
google
fizz
smihandler.c
Generated by
1.9.1