coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
pci_devs.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_PCI_DEVS_H_
4
#define _SOC_PCI_DEVS_H_
5
6
/* All these devices live on bus 0 with the associated device and function */
7
8
/* SoC transaction router */
9
#define SOC_DEV 0x0
10
#define SOC_FUNC 0
11
12
/* Graphics and Display */
13
#define GFX_DEV 0x2
14
#define GFX_FUNC 0
15
16
/* P-Unit DPTF */
17
#define PUNIT_DEV 0xB
18
#define PUNIT_FUNC 0
19
20
/* MMC Port */
21
#define MMC_DEV 0x10
22
#define MMC_FUNC 0
23
24
/* SDIO Port */
25
#define SDIO_DEV 0x11
26
#define SDIO_FUNC 0
27
28
/* SD Port */
29
#define SD_DEV 0x12
30
#define SD_FUNC 0
31
32
/* SATA */
33
#define SATA_DEV 0x13
34
#define SATA_FUNC 0
35
36
/* xHCI */
37
#define XHCI_DEV 0x14
38
#define XHCI_FUNC 0
39
40
/* LPE Audio */
41
#define LPE_DEV 0x15
42
#define LPE_FUNC 0
43
44
/* Serial IO 1 */
45
#define SIO1_DEV 0x18
46
# define SIO_DMA1_DEV SIO1_DEV
47
# define SIO_DMA1_FUNC 0
48
# define I2C1_DEV SIO1_DEV
49
# define I2C1_FUNC 1
50
# define I2C2_DEV SIO1_DEV
51
# define I2C2_FUNC 2
52
# define I2C3_DEV SIO1_DEV
53
# define I2C3_FUNC 3
54
# define I2C4_DEV SIO1_DEV
55
# define I2C4_FUNC 4
56
# define I2C5_DEV SIO1_DEV
57
# define I2C5_FUNC 5
58
# define I2C6_DEV SIO1_DEV
59
# define I2C6_FUNC 6
60
# define I2C7_DEV SIO1_DEV
61
# define I2C7_FUNC 7
62
63
/* Trusted Execution Engine */
64
#define TXE_DEV 0x1a
65
#define TXE_FUNC 0
66
67
/* HD Audio */
68
#define HDA_DEV 0x1b
69
#define HDA_FUNC 0
70
71
/* PCIe Ports */
72
#define PCIE_DEV 0x1c
73
# define PCIE_PORT1_DEV PCIE_DEV
74
# define PCIE_PORT1_FUNC 0
75
# define PCIE_PORT2_DEV PCIE_DEV
76
# define PCIE_PORT2_FUNC 1
77
# define PCIE_PORT3_DEV PCIE_DEV
78
# define PCIE_PORT3_FUNC 2
79
# define PCIE_PORT4_DEV PCIE_DEV
80
# define PCIE_PORT4_FUNC 3
81
/* Total number of ROOT PORTS */
82
#define MAX_ROOT_PORTS_BSW 4
83
84
/* Serial IO 2 */
85
#define SIO2_DEV 0x1e
86
# define SIO_DMA2_DEV SIO2_DEV
87
# define SIO_DMA2_FUNC 0
88
# define PWM1_DEV SIO2_DEV
89
# define PWM1_FUNC 1
90
# define PWM2_DEV SIO2_DEV
91
# define PWM2_FUNC 2
92
# define HSUART1_DEV SIO2_DEV
93
# define HSUART1_FUNC 3
94
# define HSUART2_DEV SIO2_DEV
95
# define HSUART2_FUNC 4
96
# define SPI_DEV SIO2_DEV
97
# define SPI_FUNC 5
98
99
/* Platform Controller Unit */
100
#define PCU_DEV 0x1f
101
# define LPC_DEV PCU_DEV
102
# define LPC_FUNC 0
103
# define SMBUS_DEV PCU_DEV
104
# define SMBUS_FUNC 3
105
106
/* PCH SCC Device Modes */
107
#define PCH_DISABLED 0
108
#define PCH_PCI_MODE 1
109
#define PCH_ACPI_MODE 2
110
111
#define SOC_DEVID 0x2280
112
#define GFX_DEVID 0x22b1
113
#define PUNIT_DEVID 0x22DC
114
#define MMC_DEVID 0x2294
115
#define SDIO_DEVID 0x2295
116
#define SD_DEVID 0x2296
117
#define AHCI1_DEVID 0x22a3
118
#define XHCI_DEVID 0x22b5
119
#define LPE_DEVID 0x22a8
120
#define SIO_DMA1_DEVID 0x22c0
121
#define I2C1_DEVID 0x22c1
122
#define I2C2_DEVID 0x22c2
123
#define I2C3_DEVID 0x22c3
124
#define I2C4_DEVID 0x22c4
125
#define I2C5_DEVID 0x22c5
126
#define I2C6_DEVID 0x22c6
127
#define I2C7_DEVID 0x22c7
128
#define TXE_DEVID 0x2298
129
#define HDA_DEVID 0x2284
130
#define PCIE_PORT1_DEVID 0x22c8
131
#define PCIE_PORT2_DEVID 0x22ca
132
#define PCIE_PORT3_DEVID 0x22cc
133
#define PCIE_PORT4_DEVID 0x22ce
134
#define SIO_DMA2_DEVID 0x2286
135
#define PWM1_DEVID 0x2288
136
#define PWM2_DEVID 0x2289
137
#define HSUART1_DEVID 0x228a
138
#define HSUART2_DEVID 0x228c
139
#define SPI_DEVID 0x228e
140
#define LPC_DEVID 0x229c
141
#define SMBUS_DEVID 0x0f12
142
143
#endif
/* _SOC_PCI_DEVS_H_ */
src
soc
intel
braswell
include
soc
pci_devs.h
Generated by
1.9.1