coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gpe.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _INTELPCH_GPE_H_
4
#define _INTELPCH_GPE_H_
5
6
/* GPE_31_0 */
7
#define GPE0_DW0_00 0
8
#define GPE0_DW0_01 1
9
#define GPE0_DW0_02 2
10
#define GPE0_DW0_03 3
11
#define GPE0_DW0_04 4
12
#define GPE0_DW0_05 5
13
#define GPE0_DW0_06 6
14
#define GPE0_DW0_07 7
15
#define GPE0_DW0_08 8
16
#define GPE0_DW0_09 9
17
#define GPE0_DW0_10 10
18
#define GPE0_DW0_11 11
19
#define GPE0_DW0_12 12
20
#define GPE0_DW0_13 13
21
#define GPE0_DW0_14 14
22
#define GPE0_DW0_15 15
23
#define GPE0_DW0_16 16
24
#define GPE0_DW0_17 17
25
#define GPE0_DW0_18 18
26
#define GPE0_DW0_19 19
27
#define GPE0_DW0_20 20
28
#define GPE0_DW0_21 21
29
#define GPE0_DW0_22 22
30
#define GPE0_DW0_23 23
31
#define GPE0_DW0_24 24
32
#define GPE0_DW0_25 25
33
#define GPE0_DW0_26 26
34
#define GPE0_DW0_27 27
35
#define GPE0_DW0_28 28
36
#define GPE0_DW0_29 29
37
#define GPE0_DW0_30 30
38
#define GPE0_DW0_31 31
39
/* GPE_63_32 */
40
#define GPE0_DW1_00 32
41
#define GPE0_DW1_01 33
42
#define GPE0_DW1_02 34
43
#define GPE0_DW1_03 36
44
#define GPE0_DW1_04 36
45
#define GPE0_DW1_05 37
46
#define GPE0_DW1_06 38
47
#define GPE0_DW1_07 39
48
#define GPE0_DW1_08 40
49
#define GPE0_DW1_09 41
50
#define GPE0_DW1_10 42
51
#define GPE0_DW1_11 43
52
#define GPE0_DW1_12 44
53
#define GPE0_DW1_13 45
54
#define GPE0_DW1_14 46
55
#define GPE0_DW1_15 47
56
#define GPE0_DW1_16 48
57
#define GPE0_DW1_17 49
58
#define GPE0_DW1_18 50
59
#define GPE0_DW1_19 51
60
#define GPE0_DW1_20 52
61
#define GPE0_DW1_21 53
62
#define GPE0_DW1_22 54
63
#define GPE0_DW1_23 55
64
#define GPE0_DW1_24 56
65
#define GPE0_DW1_25 57
66
#define GPE0_DW1_26 58
67
#define GPE0_DW1_27 59
68
#define GPE0_DW1_28 60
69
#define GPE0_DW1_29 61
70
#define GPE0_DW1_30 62
71
#define GPE0_DW1_31 63
72
/* GPE_95_64 */
73
#define GPE0_DW2_00 64
74
#define GPE0_DW2_01 65
75
#define GPE0_DW2_02 66
76
#define GPE0_DW2_03 67
77
#define GPE0_DW2_04 68
78
#define GPE0_DW2_05 69
79
#define GPE0_DW2_06 70
80
#define GPE0_DW2_07 71
81
#define GPE0_DW2_08 72
82
#define GPE0_DW2_09 73
83
#define GPE0_DW2_10 74
84
#define GPE0_DW2_11 75
85
#define GPE0_DW2_12 76
86
#define GPE0_DW2_13 77
87
#define GPE0_DW2_14 78
88
#define GPE0_DW2_15 79
89
#define GPE0_DW2_16 80
90
#define GPE0_DW2_17 81
91
#define GPE0_DW2_18 82
92
#define GPE0_DW2_19 83
93
#define GPE0_DW2_20 84
94
#define GPE0_DW2_21 85
95
#define GPE0_DW2_22 86
96
#define GPE0_DW2_23 87
97
#define GPE0_DW2_24 88
98
#define GPE0_DW2_25 89
99
#define GPE0_DW2_26 90
100
#define GPE0_DW2_27 91
101
#define GPE0_DW2_28 92
102
#define GPE0_DW2_29 93
103
#define GPE0_DW2_30 94
104
#define GPE0_DW2_31 95
105
/* GPE_STD */
106
#define GPE0_HOT_PLUG 97
107
#define GPE0_SWGPE 98
108
#define GPE0_TCOSCI 102
109
#define GPE0_SMB_WAK 103
110
#define GPE0_PCI_EXP 105
111
#define GPE0_BATLOW 106
112
#define GPE0_PME 107
113
#define GPE0_ME_SCI 108
114
#define GPE0_PME_B0 109
115
#define GPE0_ESPI 110
116
#define GPE0_GPIO_T2 111
117
#define GPE0_LAN_WAK 112
118
#define GPE0_WADT 114
119
120
#define GPE_MAX GPE0_WADT
121
122
#endif
/* _INTELPCH_GPE_H_ */
src
soc
intel
common
pch
include
intelpch
gpe.h
Generated by
1.9.1