coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
irq.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_IRQ_H_
4
#define _SOC_IRQ_H_
5
6
#define SDCARD_INT 3
/* Need to be shared by PMC and SCC only*/
7
#define LPSS_UART0_IRQ 4
/* Need to be shared by PMC and SCC only*/
8
#define LPSS_UART1_IRQ 5
/* Need to be shared by PMC and SCC only*/
9
#define LPSS_UART2_IRQ 6
/* Need to be shared by PMC and SCC only*/
10
#define LPSS_UART3_IRQ 7
/* Need to be shared by PMC and SCC only*/
11
#define PCH_IRQ10 10
12
#define PCH_IRQ11 11
13
#define XDCI_INT 13
/* Need to be shared by PMC and SCC only*/
14
#define GPIO_BANK_INT 14
15
#define NPK_INT 16
16
#define PIRQA_INT 16
17
#define PIRQB_INT 17
18
#define PIRQC_INT 18
19
#define SATA_INT 19
20
#define GEN_INT 19
21
#define PIRQD_INT 19
22
#define XHCI_INT 17
/* Need to be shared by PMC and SCC only*/
23
#define SMBUS_INT 20
/* PIRQE */
24
#define CSE_INT 20
/* PIRQE */
25
#define IUNIT_INT 21
/* PIRQF */
26
#define PIRQF_INT 21
27
#define PIRQG_INT 22
28
#define PUNIT_INT 24
29
#define AUDIO_INT 25
30
#define ISH_INT 26
31
#define I2C0_INT 27
32
#define I2C1_INT 28
33
#define I2C2_INT 29
34
#define I2C3_INT 30
35
#define I2C4_INT 31
36
#define I2C5_INT 32
37
#define I2C6_INT 33
38
#define I2C7_INT 34
39
#define SPI0_INT 35
40
#define SPI1_INT 36
41
#define SPI2_INT 37
42
#define UFS_INT 38
43
#define EMMC_INT 39
44
#define PMC_INT 40
45
#define SDIO_INT 42
46
#define CNVI_INT 44
47
48
#endif
/* _SOC_IRQ_H_ */
src
soc
intel
apollolake
include
soc
irq.h
Generated by
1.9.1