coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
serialio.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _BROADWELL_SERIALIO_H_
4
#define _BROADWELL_SERIALIO_H_
5
6
/* Serial IO IOBP Registers */
7
#define SIO_IOBP_PORTCTRL0 0xcb000000
/* SDIO D23:F0 */
8
#define SIO_IOBP_PORTCTRL0_ACPI_IRQ_EN (1 << 5)
9
#define SIO_IOBP_PORTCTRL0_PCI_CONF_DIS (1 << 4)
10
#define SIO_IOBP_PORTCTRL1 0xcb000014
/* SDIO D23:F0 */
11
#define SIO_IOBP_PORTCTRL1_SNOOP_SELECT(x) (((x) & 3) << 13)
12
#define SIO_IOBP_GPIODF 0xcb000154
13
#define SIO_IOBP_GPIODF_SDIO_IDLE_DET_EN (1 << 4)
14
#define SIO_IOBP_GPIODF_DMA_IDLE_DET_EN (1 << 3)
15
#define SIO_IOBP_GPIODF_UART_IDLE_DET_EN (1 << 2)
16
#define SIO_IOBP_GPIODF_I2C_IDLE_DET_EN (1 << 1)
17
#define SIO_IOBP_GPIODF_SPI_IDLE_DET_EN (1 << 0)
18
#define SIO_IOBP_GPIODF_UART0_BYTE_ACCESS (1 << 10)
19
#define SIO_IOBP_GPIODF_UART1_BYTE_ACCESS (1 << 11)
20
#define SIO_IOBP_PORTCTRL2 0xcb000240
/* DMA D21:F0 */
21
#define SIO_IOBP_PORTCTRL3 0xcb000248
/* I2C0 D21:F1 */
22
#define SIO_IOBP_PORTCTRL4 0xcb000250
/* I2C1 D21:F2 */
23
#define SIO_IOBP_PORTCTRL5 0xcb000258
/* SPI0 D21:F3 */
24
#define SIO_IOBP_PORTCTRL6 0xcb000260
/* SPI1 D21:F4 */
25
#define SIO_IOBP_PORTCTRL7 0xcb000268
/* UART0 D21:F5 */
26
#define SIO_IOBP_PORTCTRL8 0xcb000270
/* UART1 D21:F6 */
27
#define SIO_IOBP_PORTCTRLX(x) (0xcb000240 + ((x) * 8))
28
/* PORTCTRL 2-8 have the same layout */
29
#define SIO_IOBP_PORTCTRL_ACPI_IRQ_EN (1 << 21)
30
#define SIO_IOBP_PORTCTRL_PCI_CONF_DIS (1 << 20)
31
#define SIO_IOBP_PORTCTRL_SNOOP_SELECT(x) (((x) & 3) << 18)
32
#define SIO_IOBP_PORTCTRL_INT_PIN(x) (((x) & 0xf) << 2)
33
#define SIO_IOBP_PORTCTRL_PM_CAP_PRSNT (1 << 1)
34
#define SIO_IOBP_FUNCDIS0 0xce00aa07
/* DMA D21:F0 */
35
#define SIO_IOBP_FUNCDIS1 0xce00aa47
/* I2C0 D21:F1 */
36
#define SIO_IOBP_FUNCDIS2 0xce00aa87
/* I2C1 D21:F2 */
37
#define SIO_IOBP_FUNCDIS3 0xce00aac7
/* SPI0 D21:F3 */
38
#define SIO_IOBP_FUNCDIS4 0xce00ab07
/* SPI1 D21:F4 */
39
#define SIO_IOBP_FUNCDIS5 0xce00ab47
/* UART0 D21:F5 */
40
#define SIO_IOBP_FUNCDIS6 0xce00ab87
/* UART1 D21:F6 */
41
#define SIO_IOBP_FUNCDIS7 0xce00ae07
/* SDIO D23:F0 */
42
#define SIO_IOBP_FUNCDIS_DIS (1 << 8)
43
44
/* Serial IO Devices */
45
#define SIO_ID_SDMA 0
/* D21:F0 */
46
#define SIO_ID_I2C0 1
/* D21:F1 */
47
#define SIO_ID_I2C1 2
/* D21:F2 */
48
#define SIO_ID_SPI0 3
/* D21:F3 */
49
#define SIO_ID_SPI1 4
/* D21:F4 */
50
#define SIO_ID_UART0 5
/* D21:F5 */
51
#define SIO_ID_UART1 6
/* D21:F6 */
52
#define SIO_ID_SDIO 7
/* D23:F0 */
53
54
#define SIO_REG_PPR_CLOCK 0x800
55
#define SIO_REG_PPR_CLOCK_EN (1 << 0)
56
#define SIO_REG_PPR_CLOCK_UPDATE (1 << 31)
57
#define SIO_REG_PPR_CLOCK_M_DIV 0x25a
58
#define SIO_REG_PPR_CLOCK_N_DIV 0x7fff
59
#define SIO_REG_PPR_RST 0x804
60
#define SIO_REG_PPR_RST_ASSERT 0x3
61
#define SIO_REG_PPR_GEN 0x808
62
#define SIO_REG_PPR_GEN_LTR_MODE_MASK (1 << 2)
63
#define SIO_REG_PPR_GEN_VOLTAGE_MASK (1 << 3)
64
#define SIO_REG_PPR_GEN_VOLTAGE(x) ((x & 1) << 3)
65
#define SIO_REG_AUTO_LTR 0x814
66
67
#define SIO_REG_SDIO_PPR_GEN 0x1008
68
#define SIO_REG_SDIO_PPR_SW_LTR 0x1010
69
#define SIO_REG_SDIO_PPR_CMD12 0x3c
70
#define SIO_REG_SDIO_PPR_CMD12_B30 (1 << 30)
71
72
#define SIO_PIN_INTA 1
/* IRQ5 in ACPI mode */
73
#define SIO_PIN_INTB 2
/* IRQ6 in ACPI mode */
74
#define SIO_PIN_INTC 3
/* IRQ7 in ACPI mode */
75
#define SIO_PIN_INTD 4
/* IRQ13 in ACPI mode */
76
77
#endif
src
soc
intel
broadwell
include
soc
serialio.h
Generated by
1.9.1