coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
onboard.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef ONBOARD_H
4
#define ONBOARD_H
5
6
#include <
mainboard/google/cyan/irqroute.h
>
7
8
/*
9
* Calculation of gpio based irq.
10
* Gpio banks ordering : GPSW, GPNC, GPEC, GPSE
11
* Max direct irq (MAX_DIRECT_IRQ) is 114.
12
* Size of gpio banks are
13
* GPSW_SIZE = 98
14
* GPNC_SIZE = 73
15
* GPEC_SIZE = 27
16
* GPSE_SIZE = 86
17
*/
18
19
/* DPTF */
20
#define DPTF_CPU_PASSIVE 80
21
#define DPTF_CPU_CRITICAL 90
22
23
/* KBD: Gpio index in N bank */
24
#define BOARD_I8042_GPIO_INDEX 17
25
/* Audio: Gpio index in SW bank */
26
#define JACK_DETECT_GPIO_INDEX 95
27
/* SCI: Gpio index in N bank */
28
#define BOARD_SCI_GPIO_INDEX 15
29
/* Trackpad: Gpio index in N bank */
30
#define BOARD_TRACKPAD_GPIO_INDEX 18
31
/* Touch: Gpio index in N bank */
32
#define BOARD_TOUCH_GPIO_INDEX 19
33
34
#define BOARD_TRACKPAD_NAME "trackpad"
35
#define BOARD_TRACKPAD_WAKE_GPIO ACPI_ENABLE_WAKE_SUS_GPIO(1)
36
#define BOARD_TRACKPAD_I2C_BUS 5
37
#define BOARD_TRACKPAD_I2C_ADDR 0x15
38
39
#define BOARD_TOUCHSCREEN_NAME "touchscreen"
40
#define BOARD_TOUCHSCREEN_WAKE_GPIO ACPI_ENABLE_WAKE_SUS_GPIO(2)
41
#define BOARD_TOUCHSCREEN_I2C_BUS 0
42
#define BOARD_TOUCHSCREEN_I2C_ADDR 0x10
43
44
/* SD CARD gpio */
45
#define SDCARD_CD 81
46
47
#define AUDIO_CODEC_HID "10EC5650"
48
#define AUDIO_CODEC_CID "10EC5650"
49
#define AUDIO_CODEC_DDN "RTEK Codec Controller"
50
#define AUDIO_CODEC_I2C_ADDR 0x1A
51
52
/* I2C data hold time */
53
#define BOARD_I2C1_DATA_HOLD_TIME 0x1E
54
#define BOARD_I2C6_DATA_HOLD_TIME 0x1E
55
56
#endif
irqroute.h
src
mainboard
google
cyan
variants
ultima
include
variant
onboard.h
Generated by
1.9.1