coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gpio.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef __BASEBOARD_GPIO_H__
4
#define __BASEBOARD_GPIO_H__
5
6
#include <soc/gpe.h>
7
#include <soc/gpio.h>
8
9
/* EC in RW */
10
#define GPIO_EC_IN_RW GPP_C6
11
12
/* BIOS Flash Write Protect */
13
#define GPIO_PCH_WP GPP_C23
14
15
/* Memory configuration board straps */
16
#define GPIO_MEM_CONFIG_0 GPP_C12
17
#define GPIO_MEM_CONFIG_1 GPP_C13
18
#define GPIO_MEM_CONFIG_2 GPP_C14
19
#define GPIO_MEM_CONFIG_3 GPP_C15
20
21
/* EC wake is LAN_WAKE# which is a special DeepSX wake pin */
22
#define GPE_EC_WAKE GPE0_LAN_WAK
23
24
/* EC sync irq is tied to GPP_D17 */
25
#define EC_SYNC_IRQ GPP_D17_IRQ
26
27
/* EC sync gpio */
28
#define EC_SYNC_GPIO GPP_D17
29
30
/* eSPI virtual wire reporting */
31
#define EC_SCI_GPI GPE0_ESPI
32
33
/* Camera Sensor config */
34
#define GPIO_RCAM_PWR_EN GPP_D7
35
#define GPIO_PCH_RCAM_CLK_EN GPP_D14
36
#define GPIO_RCAM_RST_L GPP_D16
37
#define GPIO_FCAM_PWR_EN GPP_B4
38
#define GPIO_PCH_FCAM_CLK_EN GPP_D13
39
#define GPIO_FCAM_RST_L GPP_D15
40
41
#endif
/* BASEBOARD_GPIO_H */
src
mainboard
google
poppy
variants
nocturne
include
variant
gpio.h
Generated by
1.9.1