coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
espi.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_ELKHARTLAKE_ESPI_H_
4
#define _SOC_ELKHARTLAKE_ESPI_H_
5
6
7
/* PCI Configuration Space (D31:F0): ESPI */
8
#define SCI_IRQ_SEL (7 << 0)
9
#define SCIS_IRQ9 0
10
#define SCIS_IRQ10 1
11
#define SCIS_IRQ11 2
12
#define SCIS_IRQ20 4
13
#define SCIS_IRQ21 5
14
#define SCIS_IRQ22 6
15
#define SCIS_IRQ23 7
16
#define SERIRQ_CNTL 0x64
17
#define ESPI_IO_DEC 0x80
/* IO Decode Ranges Register */
18
#define COMA_RANGE 0x0
/* 0x3F8 - 0x3FF COM1*/
19
#define COMB_RANGE 0x1
/* 0x2F8 - 0x2FF COM2*/
20
#define ESPI_GEN1_DEC 0x84
/* ESPI IF Generic Decode Range 1 */
21
#define ESPI_GEN2_DEC 0x88
/* ESPI IF Generic Decode Range 2 */
22
#define ESPI_GEN3_DEC 0x8c
/* ESPI IF Generic Decode Range 3 */
23
#define ESPI_GEN4_DEC 0x90
/* ESPI IF Generic Decode Range 4 */
24
#define LGMR 0x98
/* ESPI Generic Memory Range */
25
#define PCCTL 0xE0
/* PCI Clock Control */
26
#define CLKRUN_EN (1 << 0)
27
28
#endif
src
soc
intel
elkhartlake
include
soc
espi.h
Generated by
1.9.1