coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
hdmi.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef SOC_MEDIATEK_MT8195_HDMI_H
4
#define SOC_MEDIATEK_MT8195_HDMI_H
5
6
#define HDMI_TX_BASE_REG 0x11D5F000
7
#define HDMI_RX_BASE_REG 0x11D60000
8
9
#define HDMI_PROTECT_REG (HDMI_TX_BASE_REG + 0xD0)
10
11
#define HDMI_RX_PDN_0_REG (HDMI_RX_BASE_REG + 0x464)
12
#define HDMI_RX_PDN_1_REG (HDMI_RX_BASE_REG + 0x564)
13
#define HDMI_RX_PDN_2_REG (HDMI_RX_BASE_REG + 0x468)
14
#define HDMI_RX_PDN_3_REG (HDMI_RX_BASE_REG + 0x568)
15
#define HDMI_RX_PDN_4_REG (HDMI_RX_BASE_REG + 0x46c)
16
#define HDMI_RX_PDN_5_REG (HDMI_RX_BASE_REG + 0x56c)
17
#define HDMI_RX_PDN_6_REG (HDMI_RX_BASE_REG + 0x2000)
18
#define HDMI_RX_PDN_7_REG (HDMI_RX_BASE_REG + 0x2080)
19
#define HDMI_TX_PDN_REG (HDMI_TX_BASE_REG + 0x40)
20
21
#define HDMI_RX_PDN_0_VAL 0xFFFFFC00
22
#define HDMI_RX_PDN_1_VAL 0xFFFFFC00
23
#define HDMI_RX_PDN_2_VAL 0xFFFFFFFF
24
#define HDMI_RX_PDN_3_VAL 0xFFFFFFFF
25
#define HDMI_RX_PDN_4_VAL 0xFFFF000F
26
#define HDMI_RX_PDN_5_VAL 0xFFFF000F
27
#define HDMI_RX_PDN_6_VAL 0xFFFF0006
28
#define HDMI_RX_PDN_7_VAL 0xFFFF0007
29
#define HDMI_TX_PDN_VAL 0x0012C561
30
31
void
hdmi_low_power_setting
(
void
);
32
33
#endif
hdmi_low_power_setting
void hdmi_low_power_setting(void)
Definition:
hdmi.c:7
src
soc
mediatek
mt8195
include
soc
hdmi.h
Generated by
1.9.1