coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <delay.h>
4 #include <gpio.h>
5 #include <baseboard/variants.h>
6 #include <soc/gpio.h>
7 
9 {
10  /*
11  * Enable power to FPMCU, wait for power rail to stabilize,
12  * and then deassert FPMCU reset.
13  * Waiting for the power rail to stabilize can take a while,
14  * a minimum of 400us on Kohaku.
15  */
16  gpio_output(GPP_C11, 1);
17  mdelay(1);
18  gpio_output(GPP_A12, 1);
19 }
#define GPP_C11
#define GPP_A12
void mdelay(unsigned int msecs)
Definition: delay.c:2
void gpio_output(gpio_t gpio, int value)
Definition: gpio.c:194
void __weak variant_ramstage_init(void)
Definition: ramstage.c:19