coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gpio_soc_defs_cnp_h.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #ifndef _SOC_CANNONLAKE_GPIO_SOC_DEFS_CNP_H_H_
4 #define _SOC_CANNONLAKE_GPIO_SOC_DEFS_CNP_H_H_
5 
6 /*
7  * Most of the fixed numbers and macros are based on the GPP groups.
8  * The GPIO groups are accessed through register blocks called
9  * communities.
10  */
11 
12 #define GPP_A 0x0
13 #define GPP_B 0x1
14 #define GPP_C 0x2
15 #define GPP_D 0x3
16 #define GPP_G 0x4
17 #define GPD 0x5
18 #define GPP_E 0x6
19 #define GPP_F 0x7
20 #define GPP_H 0x8
21 #define GPP_K 0x9
22 #define GPP_I 0xA
23 #define GPP_J 0xB
24 #define GPIO_MAX_NUM_PER_GROUP 24
25 
26 /*
27  * GPIOs are ordered monotonically increasing to match ACPI/OS driver.
28  */
29 
30 /* Group A */
31 #define GPP_A0 0
32 #define GPP_A1 1
33 #define GPP_A2 2
34 #define GPP_A3 3
35 #define GPP_A4 4
36 #define GPP_A5 5
37 #define GPP_A6 6
38 #define GPP_A7 7
39 #define GPP_A8 8
40 #define GPP_A9 9
41 #define GPP_A10 10
42 #define GPP_A11 11
43 #define GPP_A12 12
44 #define GPP_A13 13
45 #define GPP_A14 14
46 #define GPP_A15 15
47 #define GPP_A16 16
48 #define GPP_A17 17
49 #define GPP_A18 18
50 #define GPP_A19 19
51 #define GPP_A20 20
52 #define GPP_A21 21
53 #define GPP_A22 22
54 #define GPP_A23 23
55 #define ESPI_CLK_LOOPBK 24
56 
57 /* Group B */
58 #define GPP_B0 25
59 #define GPP_B1 26
60 #define GPP_B2 27
61 #define GPP_B3 28
62 #define GPP_B4 29
63 #define GPP_B5 30
64 #define GPP_B6 31
65 #define GPP_B7 32
66 #define GPP_B8 33
67 #define GPP_B9 34
68 #define GPP_B10 35
69 #define GPP_B11 36
70 #define GPP_B12 37
71 #define GPP_B13 38
72 #define GPP_B14 39
73 #define GPP_B15 40
74 #define GPP_B16 41
75 #define GPP_B17 42
76 #define GPP_B18 43
77 #define GPP_B19 44
78 #define GPP_B20 45
79 #define GPP_B21 46
80 #define GPP_B22 47
81 #define GPP_B23 48
82 #define GSPI0_CLK_LOOPBK 49
83 #define GSPI1_CLK_LOOPBK 50
84 
85 #define NUM_GPIO_COM0_PADS (GSPI1_CLK_LOOPBK - GPP_A0 + 1)
86 
87 /* Group C */
88 #define GPP_C0 51
89 #define GPP_C1 52
90 #define GPP_C2 53
91 #define GPP_C3 54
92 #define GPP_C4 55
93 #define GPP_C5 56
94 #define GPP_C6 57
95 #define GPP_C7 58
96 #define GPP_C8 59
97 #define GPP_C9 60
98 #define GPP_C10 61
99 #define GPP_C11 62
100 #define GPP_C12 63
101 #define GPP_C13 64
102 #define GPP_C14 65
103 #define GPP_C15 66
104 #define GPP_C16 67
105 #define GPP_C17 68
106 #define GPP_C18 69
107 #define GPP_C19 70
108 #define GPP_C20 71
109 #define GPP_C21 72
110 #define GPP_C22 73
111 #define GPP_C23 74
112 
113 /* Group D */
114 #define GPP_D0 75
115 #define GPP_D1 76
116 #define GPP_D2 77
117 #define GPP_D3 78
118 #define GPP_D4 79
119 #define GPP_D5 80
120 #define GPP_D6 81
121 #define GPP_D7 82
122 #define GPP_D8 83
123 #define GPP_D9 84
124 #define GPP_D10 85
125 #define GPP_D11 86
126 #define GPP_D12 87
127 #define GPP_D13 88
128 #define GPP_D14 89
129 #define GPP_D15 90
130 #define GPP_D16 91
131 #define GPP_D17 92
132 #define GPP_D18 93
133 #define GPP_D19 94
134 #define GPP_D20 95
135 #define GPP_D21 96
136 #define GPP_D22 97
137 #define GPP_D23 98
138 
139 /* Group G */
140 #define GPP_G0 99
141 #define GPP_G1 100
142 #define GPP_G2 101
143 #define GPP_G3 102
144 #define GPP_G4 103
145 #define GPP_G5 104
146 #define GPP_G6 105
147 #define GPP_G7 106
148 
149 /* AZA */
150 #define HDA_BCLK 107
151 #define HDA_RST_B 108
152 #define HDA_SYNC 109
153 #define HDA_SDO 110
154 #define HDA_SDI0 111
155 #define HDA_SDI1 112
156 #define I2S1_SFRM 113
157 #define I2S1_TXD 114
158 
159 /* VGPIO_0 */
160 #define CNV_BTEN 115
161 #define CNV_GNEN 116
162 #define CNV_WFEN 117
163 #define CNV_WCEN 118
164 #define CNV_BT_HOST_WAKE_B 119
165 #define vCNV_GNSS_HOST_WAKE_B 120
166 #define vSD3_CD_B 121
167 #define CNV_BT_IF_SELECT 122
168 #define vCNV_BT_UART_TXD 123
169 #define vCNV_BT_UART_RXD 124
170 #define vCNV_BT_UART_CTS_B 125
171 #define vCNV_BT_UART_RTS_B 126
172 #define vCNV_MFUART1_TXD 127
173 #define vCNV_MFUART1_RXD 128
174 #define vCNV_MFUART1_CTS_B 129
175 #define vCNV_MFUART1_RTS_B 130
176 #define vCNV_GNSS_UART_TXD 131
177 #define vCNV_GNSS_UART_RXD 132
178 #define vCNV_GNSS_UART_CTS_B 133
179 #define vCNV_GNSS_UART_RTS_B 134
180 #define vUART0_TXD 135
181 #define vUART0_RXD 136
182 #define vUART0_CTS_B 137
183 #define vUART0_RTS_B 138
184 #define vISH_UART0_TXD 139
185 #define vISH_UART0_RXD 140
186 #define vISH_UART0_CTS_B 141
187 #define vISH_UART0_RTS_B 142
188 #define vISH_UART1_TXD 143
189 #define vISH_UART1_RXD 144
190 #define vISH_UART1_CTS_B 145
191 #define vISH_UART1_RTS_B 146
192 /* VGPIO_1 */
193 #define vCNV_BT_I2S_BCLK 147
194 #define vCNV_BT_I2S_WS_SYNC 148
195 #define vCNV_BT_I2S_SDO 149
196 #define vCNV_BT_I2S_SDI 150
197 #define vSSP2_SCLK 151
198 #define vSSP2_SFRM 152
199 #define vSSP2_TXD 153
200 #define vSSP2_RXD 154
201 
202 #define NUM_GPIO_COM1_PADS (vSSP2_RXD - GPP_C0 + 1)
203 
204 /* Group K */
205 #define GPP_K0 155
206 #define GPP_K1 156
207 #define GPP_K2 157
208 #define GPP_K3 158
209 #define GPP_K4 159
210 #define GPP_K5 160
211 #define GPP_K6 161
212 #define GPP_K7 162
213 #define GPP_K8 163
214 #define GPP_K9 164
215 #define GPP_K10 165
216 #define GPP_K11 166
217 #define GPP_K12 167
218 #define GPP_K13 168
219 #define GPP_K14 169
220 #define GPP_K15 170
221 #define GPP_K16 171
222 #define GPP_K17 172
223 #define GPP_K18 173
224 #define GPP_K19 174
225 #define GPP_K20 175
226 #define GPP_K21 176
227 #define GPP_K22 177
228 #define GPP_K23 178
229 
230 /* Group H */
231 #define GPP_H0 179
232 #define GPP_H1 180
233 #define GPP_H2 181
234 #define GPP_H3 182
235 #define GPP_H4 183
236 #define GPP_H5 184
237 #define GPP_H6 185
238 #define GPP_H7 186
239 #define GPP_H8 187
240 #define GPP_H9 188
241 #define GPP_H10 189
242 #define GPP_H11 190
243 #define GPP_H12 191
244 #define GPP_H13 192
245 #define GPP_H14 193
246 #define GPP_H15 194
247 #define GPP_H16 195
248 #define GPP_H17 196
249 #define GPP_H18 197
250 #define GPP_H19 198
251 #define GPP_H20 199
252 #define GPP_H21 200
253 #define GPP_H22 201
254 #define GPP_H23 202
255 
256 /* Group E */
257 #define GPP_E0 203
258 #define GPP_E1 204
259 #define GPP_E2 205
260 #define GPP_E3 206
261 #define GPP_E4 207
262 #define GPP_E5 208
263 #define GPP_E6 209
264 #define GPP_E7 210
265 #define GPP_E8 211
266 #define GPP_E9 212
267 #define GPP_E10 213
268 #define GPP_E11 214
269 #define GPP_E12 215
270 
271 /* Group F */
272 #define GPP_F0 216
273 #define GPP_F1 217
274 #define GPP_F2 218
275 #define GPP_F3 219
276 #define GPP_F4 220
277 #define GPP_F5 221
278 #define GPP_F6 222
279 #define GPP_F7 223
280 #define GPP_F8 224
281 #define GPP_F9 225
282 #define GPP_F10 226
283 #define GPP_F11 227
284 #define GPP_F12 228
285 #define GPP_F13 229
286 #define GPP_F14 230
287 #define GPP_F15 231
288 #define GPP_F16 232
289 #define GPP_F17 233
290 #define GPP_F18 234
291 #define GPP_F19 235
292 #define GPP_F20 236
293 #define GPP_F21 237
294 #define GPP_F22 238
295 #define GPP_F23 239
296 
297 /* SPI */
298 #define SPI0_IO_2 240
299 #define SPI0_IO_3 241
300 #define SPI0_MOSI 242
301 #define SPI0_MISO 243
302 #define SPI0_CS2_B 244
303 #define SPI0_CS0_B 245
304 #define SPI0_CS1_B 246
305 #define SPI0_CLK 247
306 #define SPI0_CLK_LOOPBK 248
307 
308 #define NUM_GPIO_COM3_PADS (SPI0_CLK_LOOPBK - GPP_K0 + 1)
309 
310 /* CPU */
311 #define HDACPU_SDI 249
312 #define HDACPU_SDO 250
313 #define HDACPU_SCLK 251
314 #define PM_SYNC 252
315 #define PECI_IO 253
316 #define CPUPWRGD 254
317 #define THRMTRIP_B 255
318 #define PLTRST_CPU_B 256
319 #define PM_DOWN 257
320 #define TRIGGER_IN 258
321 #define TRIGGER_OUT 259
322 
323 /* JTAG */
324 #define PCH_TDO 260
325 #define PCH_JTAGX 261
326 #define PROC_PRDY_B 262
327 #define PROC_PREQ_B 263
328 #define CPU_TRST_B 264
329 #define PCH_TDI 265
330 #define PCH_TMS 266
331 #define PCH_TCK 267
332 #define ITP_PMODE 268
333 
334 /* Group I */
335 #define GPP_I0 269
336 #define GPP_I1 270
337 #define GPP_I2 271
338 #define GPP_I3 272
339 #define GPP_I4 273
340 #define GPP_I5 274
341 #define GPP_I6 275
342 #define GPP_I7 276
343 #define GPP_I8 277
344 #define GPP_I9 278
345 #define GPP_I10 279
346 #define GPP_I11 280
347 #define GPP_I12 281
348 #define GPP_I13 282
349 #define GPP_I14 283
350 #define SYS_PWROK 284
351 #define SYS_RESET_B 285
352 #define CL_RST_B 286
353 
354 /* Group J */
355 #define GPP_J0 287
356 #define GPP_J1 288
357 #define GPP_J2 289
358 #define GPP_J3 290
359 #define GPP_J4 291
360 #define GPP_J5 292
361 #define GPP_J6 293
362 #define GPP_J7 294
363 #define GPP_J8 295
364 #define GPP_J9 296
365 #define GPP_J10 297
366 #define GPP_J11 298
367 
368 #define NUM_GPIO_COM4_PADS (GPP_J11 - GPP_I0 + 1)
369 
370 /* Group GPD */
371 #define GPD0 299
372 #define GPD1 300
373 #define GPD2 301
374 #define GPD3 302
375 #define GPD4 303
376 #define GPD5 304
377 #define GPD6 305
378 #define GPD7 306
379 #define GPD8 307
380 #define GPD9 308
381 #define GPD10 309
382 #define GPD11 310
383 #define SLP_LAN_B 311
384 #define SLP_SUS_B 312
385 #define WAKE_B 313
386 #define DRAM_RESET_B 314
387 
388 #define NUM_GPIO_COM2_PADS (DRAM_RESET_B - GPD0 + 1)
389 
390 #define TOTAL_PADS (DRAM_RESET_B + 1)
391 
392 #define COMM_0 0
393 #define COMM_1 1
394 #define COMM_2 2
395 #define COMM_3 3
396 #define COMM_4 4
397 #define TOTAL_GPIO_COMM 5
398 
399 #endif