coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
iomap.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_ICELAKE_IOMAP_H_
4
#define _SOC_ICELAKE_IOMAP_H_
5
6
/*
7
* Memory-mapped I/O registers.
8
*/
9
#define PCH_PRESERVED_BASE_ADDRESS 0xfc800000
10
#define PCH_PRESERVED_BASE_SIZE 0x02000000
11
12
#define PCH_TRACE_HUB_BASE_ADDRESS 0xfc800000
13
#define PCH_TRACE_HUB_BASE_SIZE 0x00800000
14
15
#define EARLY_I2C_BASE_ADDRESS 0xfe040000
16
#define EARLY_I2C_BASE(x) (EARLY_I2C_BASE_ADDRESS + (0x1000 * (x)))
17
18
#define MCH_BASE_ADDRESS 0xfed10000
19
#define MCH_BASE_SIZE 0x8000
20
21
#define DMI_BASE_ADDRESS 0xfeda0000
22
#define DMI_BASE_SIZE 0x1000
23
24
#define EP_BASE_ADDRESS 0xfeda1000
25
#define EP_BASE_SIZE 0x1000
26
27
#define EDRAM_BASE_ADDRESS 0xfed80000
28
#define EDRAM_BASE_SIZE 0x4000
29
30
#define REG_BASE_ADDRESS 0xfc000000
31
#define REG_BASE_SIZE 0x1000
32
33
#define PCH_PWRM_BASE_ADDRESS 0xfe000000
34
#define PCH_PWRM_BASE_SIZE 0x10000
35
36
#define SPI_BASE_ADDRESS 0xfe010000
37
#define EARLY_GSPI_BASE_ADDRESS 0xfe011000
38
39
#define GPIO_BASE_SIZE 0x10000
40
41
#define HECI1_BASE_ADDRESS 0xfeda2000
42
43
#define VTD_BASE_ADDRESS 0xFED90000
44
#define VTD_BASE_SIZE 0x00004000
45
46
/*
47
* I/O port address space
48
*/
49
#define SMBUS_BASE_ADDRESS 0x0efa0
50
#define SMBUS_BASE_SIZE 0x20
51
52
#define ACPI_BASE_ADDRESS 0x1800
53
#define ACPI_BASE_SIZE 0x100
54
55
#define TCO_BASE_ADDRESS 0x400
56
#define TCO_BASE_SIZE 0x20
57
58
#define P2SB_BAR CONFIG_PCR_BASE_ADDRESS
59
#define P2SB_SIZE (16 * MiB)
60
61
#endif
src
soc
intel
icelake
include
soc
iomap.h
Generated by
1.9.1