coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <gpio.h>
4
#include <baseboard/variants.h>
5
#include <soc/gpio.h>
6
7
void
variant_ramstage_init
(
void
)
8
{
9
/*
10
* Enable power to FPMCU, wait for power rail to stabilize,
11
* and then deassert FPMCU reset.
12
* Waiting for the power rail to stabilize can take a while,
13
* a minimum of 400us on Nightfury.
14
*/
15
}
variant_ramstage_init
void __weak variant_ramstage_init(void)
Definition:
ramstage.c:19
src
mainboard
google
hatch
variants
nightfury
ramstage.c
Generated by
1.9.1