coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
smbus.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _INTELPCH_SMBUS_H_
4
#define _INTELPCH_SMBUS_H_
5
6
/* TCO registers and fields live behind TCOBASE I/O bar in SMBus device. */
7
#define TCO1_STS 0x04
8
#define TCO_TIMEOUT (1 << 3)
9
#define TCO2_STS 0x06
10
#define TCO_STS_SECOND_TO (1 << 1)
11
#define TCO_INTRD_DET (1 << 0)
12
#define TCO1_CNT 0x08
13
#define TCO_LOCK (1 << 12)
14
#define TCO_TMR_HLT (1 << 11)
15
#define TCO2_CNT 0x0A
16
#define TCO_INTRD_SEL_MASK (3 << 1)
17
#define TCO_INTRD_SEL_SMI (1 << 2)
18
#define TCO_INTRD_SEL_INT (1 << 1)
19
20
/*
21
* Default slave address value for PCH. This value is set to match default
22
* value set by hardware. It is useful since PCH is able to respond even
23
* before CPU is up. This is reset by RSMRST# but not by PLTRST#.
24
*/
25
#define SMBUS_SLAVE_ADDR 0x44
26
27
#endif
src
soc
intel
common
pch
include
intelpch
smbus.h
Generated by
1.9.1