coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
nct6779d.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
3 #ifndef SUPERIO_NUVOTON_NCT6779D_H
4 #define SUPERIO_NUVOTON_NCT6779D_H
5 
6 /* Logical Device Numbers (LDN). */
7 #define NCT6779D_PP 0x01 /* Parallel port */
8 #define NCT6779D_SP1 0x02 /* Com1 */
9 #define NCT6779D_SP2 0x03 /* Com2 & IR */
10 #define NCT6779D_KBC 0x05 /* PS/2 keyboard and mouse */
11 #define NCT6779D_CIR 0x06 /* Consumer IR */
12 #define NCT6779D_GPIO678_V 0x07 /* GPIO 6/7/8 */
13 #define NCT6779D_WDT1_GPIO01_V 0x08 /* WDT1, GPIO 0/1 */
14 #define NCT6779D_GPIO12345678_V 0x09 /* GPIO 1/2/3/4/5/6/7/8 */
15 #define NCT6779D_ACPI 0x0A /* ACPI */
16 #define NCT6779D_HWM_FPLED 0x0B /* Hardware monitor & front LED */
17 #define NCT6779D_WDT1 0x0D /* Watchdog timer 1 */
18 #define NCT6779D_CIRWKUP 0x0E /* CIR wakeup */
19 #define NCT6779D_GPIO_PP_OD 0x0F /* GPIO Push-Pull/Open drain select */
20 #define NCT6779D_PRT80 0x14 /* Port 80 UART */
21 #define NCT6779D_DSLP 0x16 /* Deep sleep */
22 
23 /* virtual LDN for GPIO */
24 
25 #define NCT6779D_GPIOBASE ((0 << 8) | NCT6779D_WDT1_GPIO01_V)
26 
27 #define NCT6779D_GPIO0 ((1 << 8) | NCT6779D_WDT1_GPIO01_V)
28 #define NCT6779D_GPIO1 ((1 << 8) | NCT6779D_GPIO12345678_V)
29 #define NCT6779D_GPIO2 ((2 << 8) | NCT6779D_GPIO12345678_V)
30 #define NCT6779D_GPIO3 ((3 << 8) | NCT6779D_GPIO12345678_V)
31 #define NCT6779D_GPIO4 ((4 << 8) | NCT6779D_GPIO12345678_V)
32 #define NCT6779D_GPIO5 ((5 << 8) | NCT6779D_GPIO12345678_V)
33 #define NCT6779D_GPIO6 ((6 << 8) | NCT6779D_GPIO12345678_V)
34 #define NCT6779D_GPIO7 ((7 << 8) | NCT6779D_GPIO12345678_V)
35 #define NCT6779D_GPIO8 ((0 << 8) | NCT6779D_GPIO12345678_V)
36 
37 #endif /* SUPERIO_NUVOTON_NCT6779D_H */