coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gfx.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_GFX_H_
4
#define _SOC_GFX_H_
5
6
/*
7
* PCI config registers.
8
*/
9
10
#define GGC 0x50
11
# define GGC_VAMEN (1 << 14)
/* Enable acceleration mode */
12
# define GGC_GTT_SIZE_MASK (3 << 8)
/* GTT graphics memory size */
13
# define GGC_GTT_SIZE_0MB (0 << 8)
14
# define GGC_GTT_SIZE_2MB (1 << 8)
15
# define GGC_GTT_SIZE_4MB (2 << 8)
16
# define GGC_GTT_SIZE_8MB (3 << 8)
17
# define GGC_GSM_SIZE_MASK (0x1f << 3)
/* Main memory use */
18
# define GGC_GSM_SIZE_0MB (0 << 3)
19
# define GGC_GSM_SIZE_32MB (1 << 3)
20
# define GGC_GSM_SIZE_64MB (2 << 3)
21
# define GCC_GSM_SIZE_96MB (3 << 3)
22
# define GGC_GSM_SIZE_128MB (4 << 3)
23
# define GGC_GSM_SIZE_160MB (5 << 3)
24
# define GGC_GSM_SIZE_192MB (6 << 3)
25
# define GGC_GSM_SIZE_224MB (7 << 3)
26
# define GGC_GSM_SIZE_256MB (8 << 3)
27
# define GGC_GSM_SIZE_288MB (9 << 3)
28
# define GGC_GSM_SIZE_320MB (0x0a << 3)
29
# define GGC_GSM_SIZE_352MB (0x0b << 3)
30
# define GGC_GSM_SIZE_384MB (0x0c << 3)
31
# define GGC_GSM_SIZE_416MB (0x0d << 3)
32
# define GGC_GSM_SIZE_448MB (0x0e << 3)
33
# define GGC_GSM_SIZE_480MB (0x0f << 3)
34
# define GGC_GSM_SIZE_512MB (0x10 << 3)
35
# define GGC_VGA_DISABLE (1 << 1)
/* VGA Disable */
36
# define GGC_GGCLCK (1 << 0)
/* Prevent register writes */
37
38
#define GSM_BASE 0x5c
39
# define GSM_BDSM 0xfff00000
/* Base of stolen memory */
40
# define GSM_BDSM_LOCK (1 << 0)
/* Prevent register writes */
41
42
#define GTT_BASE 0x70
43
# define GTT_BGSM 0xfff00000
/* Base of stolen memory */
44
# define GTT_BGSM_LOCK (1 << 0)
/* Prevent register writes */
45
46
#define MSAC 0x62
47
#define APERTURE_SIZE_MASK (3 << 1)
48
#define APERTURE_SIZE_128MB (0 << 1)
49
#define APERTURE_SIZE_256MB (1 << 1)
50
#define APERTURE_SIZE_512MB (3 << 1)
51
52
/* Panel control registers */
53
#define HOTPLUG_CTRL 0x61110
54
#define PP_CONTROL 0x61204
55
# define PP_CONTROL_WRITE_PROTECT_KEY 0xffff0000
/* Enable display port VDD */
56
# define PP_CONTROL_UNLOCK 0xabcd0000
57
# define PP_CONTROL_EDP_FORCE_VDD (1 << 3)
/* Enable display port VDD */
58
# define PP_CONTROL_BACKLIGHT_ENABLE (1 << 2)
59
# define PP_CONTROL_POWER_DOWN_ON_RESET (1 << 1)
60
# define PP_CONTROL_POWER_STATE_TARGET (1 << 0)
/* Power up/down (1/0) */
61
62
#define PP_ON_DELAYS 0x61208
63
#define PP_OFF_DELAYS 0x6120c
64
#define PP_DIVISOR 0x61210
65
#define BACKLIGHT_CTL2 0x61250
66
# define BACKLIGHT_PWM_ENABLE (1 << 31)
67
# define BACKLIGHT_POLARITY (1 << 28)
/* Active low/high (1/0) */
68
# define BACKLIGHT_PHASE_IN_INT_STATUS (1 << 26)
69
# define BACKLIGHT_PHASE_IN_ENABLE (1 << 25)
70
# define BACKLIGHT_PHASE_IN_INT_ENABLE (1 << 24)
71
# define BACKLIGHT_PHASE_IN_TIME_BASE 0x00ff0000
72
# define BACKLIGHT_PHASE_IN_COUNT 0x0000ff00
73
# define BACKLIGHT_PHASE_IN_INCREMENT 0x000000ff
74
75
#define BACKLIGHT_CTL 0x61254
76
77
#endif
/* _SOC_GFX_H_ */
src
soc
intel
braswell
include
soc
gfx.h
Generated by
1.9.1