coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
chip.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-or-later */
2
3
#ifndef SOUTHBRIDGE_INTEL_I82371EB_CHIP_H
4
#define SOUTHBRIDGE_INTEL_I82371EB_CHIP_H
5
6
#include <
device/device.h
>
7
8
struct
southbridge_intel_i82371eb_config
{
9
int
ide0_enable
:1;
10
int
ide0_drive0_udma33_enable
:1;
11
int
ide0_drive1_udma33_enable
:1;
12
int
ide1_enable
:1;
13
int
ide1_drive0_udma33_enable
:1;
14
int
ide1_drive1_udma33_enable
:1;
15
int
ide_legacy_enable
:1;
16
int
usb_enable
:1;
17
int
gpo22_enable
:1;
/* GPO22/GPO23 (1) vs. XDIR#/XOE# (0) */
18
int
gpo22
:1;
19
int
gpo23
:1;
20
/* acpi */
21
u32
gpo
;
/* gpio output default */
22
u8
lid_polarity
;
23
u8
thrm_polarity
;
24
};
25
26
#endif
/* SOUTHBRIDGE_INTEL_I82371EB_CHIP_H */
device.h
u32
uint32_t u32
Definition:
stdint.h:51
u8
uint8_t u8
Definition:
stdint.h:45
southbridge_intel_i82371eb_config
Definition:
chip.h:8
southbridge_intel_i82371eb_config::gpo22
int gpo22
Definition:
chip.h:18
southbridge_intel_i82371eb_config::ide1_drive1_udma33_enable
int ide1_drive1_udma33_enable
Definition:
chip.h:14
southbridge_intel_i82371eb_config::gpo23
int gpo23
Definition:
chip.h:19
southbridge_intel_i82371eb_config::lid_polarity
u8 lid_polarity
Definition:
chip.h:22
southbridge_intel_i82371eb_config::usb_enable
int usb_enable
Definition:
chip.h:16
southbridge_intel_i82371eb_config::gpo
u32 gpo
Definition:
chip.h:21
southbridge_intel_i82371eb_config::gpo22_enable
int gpo22_enable
Definition:
chip.h:17
southbridge_intel_i82371eb_config::thrm_polarity
u8 thrm_polarity
Definition:
chip.h:23
southbridge_intel_i82371eb_config::ide_legacy_enable
int ide_legacy_enable
Definition:
chip.h:15
southbridge_intel_i82371eb_config::ide1_drive0_udma33_enable
int ide1_drive0_udma33_enable
Definition:
chip.h:13
southbridge_intel_i82371eb_config::ide0_enable
int ide0_enable
Definition:
chip.h:9
southbridge_intel_i82371eb_config::ide0_drive0_udma33_enable
int ide0_drive0_udma33_enable
Definition:
chip.h:10
southbridge_intel_i82371eb_config::ide0_drive1_udma33_enable
int ide0_drive1_udma33_enable
Definition:
chip.h:11
southbridge_intel_i82371eb_config::ide1_enable
int ide1_enable
Definition:
chip.h:12
src
southbridge
intel
i82371eb
chip.h
Generated by
1.9.1