coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
pmif_spi.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
device/mmio.h
>
4
#include <soc/iocfg.h>
5
#include <
soc/pmif_spi.h
>
6
7
/* IOCFG_LM, PWRAP_SPI0_DRIVING */
8
DEFINE_BITFIELD
(PWRAP_SPI0_DRIVING, 2, 0)
9
10
void
pmif_spi_iocfg
(
void
)
11
{
12
/* Set SoC SPI IO driving strength to 4 mA */
13
SET32_BITFIELDS
(&
mtk_iocfg_lm
->drv_cfg1, PWRAP_SPI0_DRIVING,
IO_4_MA
);
14
}
mmio.h
DEFINE_BITFIELD
#define DEFINE_BITFIELD(name, high_bit, low_bit)
Definition:
mmio.h:124
SET32_BITFIELDS
#define SET32_BITFIELDS(addr,...)
Definition:
mmio.h:201
IO_4_MA
@ IO_4_MA
Definition:
pmic_wrap.h:386
mtk_iocfg_lm
#define mtk_iocfg_lm
Definition:
iocfg.h:19
pmif_spi_iocfg
void pmif_spi_iocfg(void)
Definition:
pmif_spi.c:10
pmif_spi.h
void
typedef void(X86APIP X86EMU_intrFuncs)(int num)
src
soc
mediatek
mt8192
pmif_spi.c
Generated by
1.9.1