coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
chip.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_INTEL_BROADWELL_CHIP_H_
4
#define _SOC_INTEL_BROADWELL_CHIP_H_
5
6
#include <
drivers/intel/gma/gma.h
>
7
#include <
stdint.h
>
8
9
struct
soc_intel_broadwell_config
{
10
/*
11
* Digital Port Hotplug Enable:
12
* 0x04 = Enabled, 2ms short pulse
13
* 0x05 = Enabled, 4.5ms short pulse
14
* 0x06 = Enabled, 6ms short pulse
15
* 0x07 = Enabled, 100ms short pulse
16
*/
17
u8
gpu_dp_b_hotplug
;
18
u8
gpu_dp_c_hotplug
;
19
u8
gpu_dp_d_hotplug
;
20
21
/* IGD panel configuration */
22
struct
i915_gpu_panel_config
panel_cfg
;
23
24
/*
25
* Graphics CD Clock Frequency
26
* 0 = 337.5MHz
27
* 1 = 450MHz
28
* 2 = 540MHz
29
* 3 = 675MHz
30
*/
31
int
cdclk
;
32
33
struct
i915_gpu_controller_info
gfx
;
34
};
35
36
#endif
gma.h
stdint.h
u8
uint8_t u8
Definition:
stdint.h:45
i915_gpu_controller_info
Definition:
gma.h:8
i915_gpu_panel_config
Definition:
gma.h:15
soc_intel_broadwell_config
Definition:
chip.h:9
soc_intel_broadwell_config::gpu_dp_c_hotplug
u8 gpu_dp_c_hotplug
Definition:
chip.h:18
soc_intel_broadwell_config::cdclk
int cdclk
Definition:
chip.h:31
soc_intel_broadwell_config::gpu_dp_d_hotplug
u8 gpu_dp_d_hotplug
Definition:
chip.h:19
soc_intel_broadwell_config::gpu_dp_b_hotplug
u8 gpu_dp_b_hotplug
Definition:
chip.h:17
soc_intel_broadwell_config::gfx
struct i915_gpu_controller_info gfx
Definition:
chip.h:33
soc_intel_broadwell_config::panel_cfg
struct i915_gpu_panel_config panel_cfg
Definition:
chip.h:22
src
soc
intel
broadwell
chip.h
Generated by
1.9.1