coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
gpio.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef VARIANT_GPIO_H
4
#define VARIANT_GPIO_H
5
6
#include <soc/gpe.h>
7
#include <soc/gpio.h>
8
9
/* Flash Write Protect */
10
#define GPIO_PCH_WP GPP_E15
11
12
/* Recovery mode */
13
#define GPIO_REC_MODE GPP_E8
14
15
/* Sensor detection pin */
16
#define SENSOR_DET_360 GPP_H5
17
18
/* DDR channel enable pin */
19
#define DDR_CH0_EN GPP_F1
20
#define DDR_CH1_EN GPP_F2
21
22
/* Memory configuration board straps */
23
#define GPIO_MEM_CONFIG_0 GPP_F12
24
#define GPIO_MEM_CONFIG_1 GPP_F13
25
#define GPIO_MEM_CONFIG_2 GPP_F14
26
#define GPIO_MEM_CONFIG_3 GPP_F15
27
#define GPIO_MEM_CONFIG_4 GPP_F16
28
29
const
struct
pad_config
*
variant_gpio_table
(
size_t
*num);
30
const
struct
pad_config
*
variant_early_gpio_table
(
size_t
*num);
31
32
#endif
variant_gpio_table
const struct pad_config * variant_gpio_table(size_t *num)
Definition:
gpio.c:406
variant_early_gpio_table
const struct pad_config * variant_early_gpio_table(size_t *num)
Definition:
gpio.c:204
pad_config
Definition:
gpio.h:75
src
mainboard
google
drallion
variants
drallion
include
variant
gpio.h
Generated by
1.9.1