3 #include <baseboard/gpio.h>
4 #include <baseboard/variants.h>
7 #include <vendorcode/google/chromeos/chromeos.h>
241 PAD_CFG_GPI_IRQ_WAKE_LOCK(
GPP_F15,
NONE, LEVEL, INVERT, LOCK_CONFIG),
245 PAD_CFG_GPI_IRQ_WAKE_LOCK(
GPP_F17,
NONE, LEVEL, INVERT, LOCK_CONFIG),
424 static const struct cros_gpio
cros_gpios[] = {
const struct pad_config * variant_gpio_override_table(size_t *num)
const struct pad_config * variant_romstage_gpio_table(size_t *num)
const struct pad_config * variant_early_gpio_table(size_t *num)
const struct pad_config *__weak variant_gpio_table(size_t *num)
static const struct pad_config gpio_table[]
DECLARE_WEAK_CROS_GPIOS(cros_gpios)
static const struct pad_config romstage_gpio_table[]
static const struct pad_config early_gpio_table[]
static const struct cros_gpio cros_gpios[]
const struct smm_save_state_ops *legacy_ops __weak
#define CROS_GPIO_DEVICE_NAME
#define PAD_CFG_NF_LOCK(pad, pull, func, lock_action)
#define PAD_CFG_GPI_SCI_LOW(pad, pull, rst, trig)
#define PAD_NC_LOCK(pad, pull, lock_action)
#define PAD_CFG_GPI_LOCK(pad, pull, lock_action)
#define PAD_CFG_GPO_LOCK(pad, val, lock_action)
#define PAD_CFG_NF(pad, pull, rst, func)
#define PAD_CFG_GPI_APIC_LOCK(pad, pull, trig, inv, lock_action)
#define PAD_CFG_GPI_INT(pad, pull, rst, trig)
#define PAD_CFG_GPI_APIC(pad, pull, rst, trig, inv)
#define PAD_CFG_GPO(pad, val, rst)
#define PAD_CFG_GPI_GPIO_DRIVER_LOCK(pad, pull, lock_action)
#define PAD_CFG_GPI_GPIO_DRIVER(pad, pull, rst)