coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_RAMSTAGE_H_
4
#define _SOC_RAMSTAGE_H_
5
6
#include <
device/device.h
>
7
#include <fsp/api.h>
8
#include <fsp/util.h>
9
10
#include "../../chip.h"
11
12
void
mainboard_silicon_init_params
(FSPS_UPD *supd);
13
void
soc_init_pre_device
(
void
*chip_info);
14
15
#endif
mainboard_silicon_init_params
void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition:
ramstage.c:162
device.h
soc_init_pre_device
void soc_init_pre_device(void *chip_info)
Definition:
chip.c:137
src
soc
intel
cannonlake
include
soc
ramstage.h
Generated by
1.9.1