![]() |
coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
|
#include <dmc.h>
unsigned int exynos5_phy_control::phy_con0 |
Definition at line 108 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con1 |
Definition at line 109 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con10 |
Definition at line 118 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con12 |
Definition at line 120 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con13 |
Definition at line 121 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con14 |
Definition at line 122 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con16 |
Definition at line 124 of file dmc.h.
Referenced by ddr3_mem_ctrl_init(), and dmc_config_zq().
unsigned int exynos5_phy_control::phy_con17 |
Definition at line 126 of file dmc.h.
Referenced by dmc_config_zq().
unsigned int exynos5_phy_control::phy_con2 |
Definition at line 110 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con26 |
Definition at line 135 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con39 |
Definition at line 148 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con4 |
Definition at line 112 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con42 |
Definition at line 151 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().
unsigned int exynos5_phy_control::phy_con6 |
Definition at line 114 of file dmc.h.
Referenced by ddr3_mem_ctrl_init().