coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
chip.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
/* Magic value used to locate this chip in the device tree */
4
#define SPEEDSTEP_APIC_MAGIC 0xACAC
5
6
#include <
stdbool.h
>
7
#include <
stdint.h
>
8
9
struct
cpu_vr_config
{
10
/*
11
* Minimum voltage for C6/C7 state:
12
* 0x67 = 1.6V (full swing)
13
* ...
14
* 0x79 = 1.7V
15
* ...
16
* 0x83 = 1.8V (no swing)
17
*/
18
uint8_t
cpu_min_vid
;
19
20
/*
21
* Set slow VR ramp rate on C-state exit:
22
* 0 = Fast VR ramp rate / 2
23
* 1 = Fast VR ramp rate / 4
24
* 2 = Fast VR ramp rate / 8
25
* 3 = Fast VR ramp rate / 16
26
*/
27
uint8_t
slow_ramp_rate_set
;
28
29
/* Enable slow VR ramp rate */
30
bool
slow_ramp_rate_enable
;
31
};
32
33
struct
cpu_intel_haswell_config
{
34
int
tcc_offset
;
/* TCC Activation Offset */
35
36
struct
cpu_vr_config
vr_config
;
37
38
/* Enable S0iX support */
39
bool
s0ix_enable
;
40
};
stdbool.h
stdint.h
uint8_t
unsigned char uint8_t
Definition:
stdint.h:8
cpu_intel_haswell_config
Definition:
chip.h:33
cpu_intel_haswell_config::s0ix_enable
bool s0ix_enable
Definition:
chip.h:39
cpu_intel_haswell_config::tcc_offset
int tcc_offset
Definition:
chip.h:34
cpu_vr_config
Definition:
chip.h:9
cpu_vr_config::cpu_min_vid
uint8_t cpu_min_vid
Definition:
chip.h:18
cpu_vr_config::slow_ramp_rate_set
uint8_t slow_ramp_rate_set
Definition:
chip.h:27
cpu_vr_config::slow_ramp_rate_enable
bool slow_ramp_rate_enable
Definition:
chip.h:30
vr_config
Definition:
vr_config.h:10
src
cpu
intel
haswell
chip.h
Generated by
1.9.1