coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
serialio.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SERIALIO_H_
4
#define _SERIALIO_H_
5
6
#if CONFIG(SOC_INTEL_COMETLAKE)
7
typedef
enum
{
8
PchSerialIoNotInitialized
,
9
PchSerialIoDisabled
,
10
PchSerialIoPci
,
11
PchSerialIoHidden
,
12
PchSerialIoLegacyUart
,
13
PchSerialIoSkipInit
,
14
PchSerialIoMax
,
15
}
PCH_SERIAL_IO_MODE
;
16
#else
17
typedef
enum
{
18
PchSerialIoNotInitialized
,
19
PchSerialIoDisabled
,
20
PchSerialIoPci
,
21
PchSerialIoAcpi
,
22
PchSerialIoHidden
,
23
PchSerialIoMax
,
24
}
PCH_SERIAL_IO_MODE
;
25
#endif
26
27
typedef
enum
{
28
PchSerialIoIndexI2C0
,
29
PchSerialIoIndexI2C1
,
30
PchSerialIoIndexI2C2
,
31
PchSerialIoIndexI2C3
,
32
PchSerialIoIndexI2C4
,
33
PchSerialIoIndexI2C5
,
34
PchSerialIoIndexSPI0
,
35
PchSerialIoIndexSPI1
,
36
PchSerialIoIndexSPI2
,
37
PchSerialIoIndexUART0
,
38
PchSerialIoIndexUART1
,
39
PchSerialIoIndexUART2
,
40
PchSerialIoIndexMAX
41
}
PCH_SERIAL_IO_CONTROLLER
;
42
43
#endif
PchSerialIoIndexUART1
@ PchSerialIoIndexUART1
Definition:
serialio.h:34
PchSerialIoIndexUART2
@ PchSerialIoIndexUART2
Definition:
serialio.h:35
PchSerialIoIndexUART0
@ PchSerialIoIndexUART0
Definition:
serialio.h:33
PchSerialIoLegacyUart
@ PchSerialIoLegacyUart
Definition:
serialio.h:10
PchSerialIoSkipInit
@ PchSerialIoSkipInit
Definition:
serialio.h:11
PchSerialIoHidden
@ PchSerialIoHidden
Definition:
serialio.h:9
PchSerialIoPci
@ PchSerialIoPci
Definition:
serialio.h:8
PchSerialIoDisabled
@ PchSerialIoDisabled
Definition:
serialio.h:7
PchSerialIoIndexI2C1
@ PchSerialIoIndexI2C1
Definition:
serialio.h:16
PchSerialIoIndexI2C4
@ PchSerialIoIndexI2C4
Definition:
serialio.h:19
PchSerialIoIndexI2C2
@ PchSerialIoIndexI2C2
Definition:
serialio.h:17
PchSerialIoIndexI2C5
@ PchSerialIoIndexI2C5
Definition:
serialio.h:20
PchSerialIoIndexI2C0
@ PchSerialIoIndexI2C0
Definition:
serialio.h:15
PchSerialIoIndexI2C3
@ PchSerialIoIndexI2C3
Definition:
serialio.h:18
PCH_SERIAL_IO_CONTROLLER
PCH_SERIAL_IO_CONTROLLER
Definition:
serialio.h:27
PchSerialIoIndexSPI2
@ PchSerialIoIndexSPI2
Definition:
serialio.h:36
PchSerialIoIndexSPI0
@ PchSerialIoIndexSPI0
Definition:
serialio.h:34
PchSerialIoIndexSPI1
@ PchSerialIoIndexSPI1
Definition:
serialio.h:35
PchSerialIoIndexMAX
@ PchSerialIoIndexMAX
Definition:
serialio.h:40
PCH_SERIAL_IO_MODE
PCH_SERIAL_IO_MODE
Definition:
serialio.h:17
PchSerialIoMax
@ PchSerialIoMax
Definition:
serialio.h:23
PchSerialIoAcpi
@ PchSerialIoAcpi
Definition:
serialio.h:21
PchSerialIoNotInitialized
@ PchSerialIoNotInitialized
Definition:
serialio.h:18
src
soc
intel
cannonlake
include
soc
serialio.h
Generated by
1.9.1