#include <stdint.h>
#include <soc/addressmap.h>
Go to the source code of this file.
|
enum | apbdmachan_req_sel {
APBDMA_SLAVE_CNTR_REQ = 0
, APBDMA_SLAVE_APBIF_CH0 = 1
, APBDMA_SLAVE_APBIF_CH1 = 2
, APBDMA_SLAVE_APBIF_CH2 = 3
,
APBDMA_SLAVE_APBIF_CH3 = 4
, APBDMA_SLAVE_HSI = 5
, APBDMA_SLAVE_APBIF_CH4 = 6
, APBDMA_SLAVE_APBIF_CH5 = 7
,
APBDMA_SLAVE_UART_A = 8
, APBDMA_SLAVE_UART_B = 9
, APBDMA_SLAVE_UART_C = 10
, APBDMA_SLAVE_DTV = 11
,
APBDMA_SLAVE_APBIF_CH6 = 12
, APBDMA_SLAVE_APBIF_CH7 = 13
, APBDMA_SLAVE_APBIF_CH8 = 14
, APBDMA_SLAVE_SL2B1 = 15
,
APBDMA_SLAVE_SL2B2 = 16
, APBDMA_SLAVE_SL2B3 = 17
, APBDMA_SLAVE_SL2B4 = 18
, APBDMA_SLAVE_UART_D = 19
,
APBDMA_SLAVE_UART_E = 20
, APBDMA_SLAVE_I2C = 21
, APBDMA_SLAVE_I2C2 = 22
, APBDMA_SLAVE_I2C3 = 23
,
APBDMA_SLAVE_DVC_I2C = 24
, APBDMA_SLAVE_OWR = 25
, APBDMA_SLAVE_I2C4 = 26
, APBDMA_SLAVE_SL2B5 = 27
,
APBDMA_SLAVE_SL2B6 = 28
, APBDMA_SLAVE_APBIF_CH9 = 29
, APBDMA_SLAVE_I2C6 = 30
, APBDMA_SLAVE_NA31 = 31
,
APBDMA_SLAVE_CNTR_REQ = 0
, APBDMA_SLAVE_APBIF_CH0 = 1
, APBDMA_SLAVE_APBIF_CH1 = 2
, APBDMA_SLAVE_APBIF_CH2 = 3
,
APBDMA_SLAVE_APBIF_CH3 = 4
, APBDMA_SLAVE_QSPI = 5
, APBDMA_SLAVE_APBIF_CH4 = 6
, APBDMA_SLAVE_APBIF_CH5 = 7
,
APBDMA_SLAVE_UART_A = 8
, APBDMA_SLAVE_UART_B = 9
, APBDMA_SLAVE_UART_C = 10
, APBDMA_SLAVE_DTV = 11
,
APBDMA_SLAVE_APBIF_CH6 = 12
, APBDMA_SLAVE_APBIF_CH7 = 13
, APBDMA_SLAVE_APBIF_CH8 = 14
, APBDMA_SLAVE_SL2B1 = 15
,
APBDMA_SLAVE_SL2B2 = 16
, APBDMA_SLAVE_SL2B3 = 17
, APBDMA_SLAVE_SL2B4 = 18
, APBDMA_SLAVE_UART_D = 19
,
APBDMA_SLAVE_UART_E = 20
, APBDMA_SLAVE_I2C = 21
, APBDMA_SLAVE_I2C2 = 22
, APBDMA_SLAVE_I2C3 = 23
,
APBDMA_SLAVE_DVC_I2C = 24
, APBDMA_SLAVE_OWR = 25
, APBDMA_SLAVE_I2C4 = 26
, APBDMA_SLAVE_SL2B5 = 27
,
APBDMA_SLAVE_SL2B6 = 28
, APBDMA_SLAVE_APBIF_CH9 = 29
, APBDMA_SLAVE_I2C6 = 30
, APBDMA_SLAVE_NA31 = 31
} |
|
◆ AHB_BURST_MASK
#define AHB_BURST_MASK 0x7 |
◆ AHB_BURST_SHIFT
#define AHB_BURST_SHIFT 24 |
◆ AHB_BUS_WIDTH_MASK
#define AHB_BUS_WIDTH_MASK 0x7 |
◆ AHB_BUS_WIDTH_SHIFT
#define AHB_BUS_WIDTH_SHIFT 28 |
◆ AHB_DATA_SWAP
#define AHB_DATA_SWAP (1 << 27) |
◆ AHB_PTR_MASK
#define AHB_PTR_MASK (0x3fffffff) |
◆ AHB_PTR_SHIFT
◆ AHB_SEQ_DBL_BUF
#define AHB_SEQ_DBL_BUF (1 << 19) |
◆ AHB_SEQ_INTR_ENB
#define AHB_SEQ_INTR_ENB (1 << 31) |
◆ AHB_SEQ_WRAP_MASK
#define AHB_SEQ_WRAP_MASK 0x7 |
◆ AHB_SEQ_WRAP_SHIFT
#define AHB_SEQ_WRAP_SHIFT 16 |
◆ APB_ADDR_WRAP_MASK
#define APB_ADDR_WRAP_MASK 0x7 |
◆ APB_ADDR_WRAP_SHIFT
#define APB_ADDR_WRAP_SHIFT 16 |
◆ APB_BUS_WIDTH_MASK
#define APB_BUS_WIDTH_MASK 0x7 |
◆ APB_BUS_WIDTH_SHIFT
#define APB_BUS_WIDTH_SHIFT 28 |
◆ APB_CNTRL_REG_COUNT_VALUE_MASK [1/2]
#define APB_CNTRL_REG_COUNT_VALUE_MASK 0xffff |
Definition at line 32 of file dma.h.
◆ APB_CNTRL_REG_COUNT_VALUE_MASK [2/2]
#define APB_CNTRL_REG_COUNT_VALUE_MASK 0xffff |
Definition at line 32 of file dma.h.
◆ APB_CNTRL_REG_COUNT_VALUE_SHIFT [1/2]
#define APB_CNTRL_REG_COUNT_VALUE_SHIFT 0 |
Definition at line 33 of file dma.h.
◆ APB_CNTRL_REG_COUNT_VALUE_SHIFT [2/2]
#define APB_CNTRL_REG_COUNT_VALUE_SHIFT 0 |
Definition at line 33 of file dma.h.
◆ APB_COMMAND_GEN [1/2]
#define APB_COMMAND_GEN (1 << 31) |
Definition at line 30 of file dma.h.
◆ APB_COMMAND_GEN [2/2]
#define APB_COMMAND_GEN (1 << 31) |
Definition at line 30 of file dma.h.
◆ APB_CSR_DIR
#define APB_CSR_DIR (1 << 28) |
Definition at line 66 of file dma.h.
◆ APB_CSR_ENB
#define APB_CSR_ENB (1 << 31) |
Definition at line 63 of file dma.h.
◆ APB_CSR_FLOW
#define APB_CSR_FLOW (1 << 21) |
Definition at line 68 of file dma.h.
◆ APB_CSR_HOLD
#define APB_CSR_HOLD (1 << 29) |
Definition at line 65 of file dma.h.
◆ APB_CSR_IE_EOC
#define APB_CSR_IE_EOC (1 << 30) |
Definition at line 64 of file dma.h.
◆ APB_CSR_ONCE
#define APB_CSR_ONCE (1 << 27) |
Definition at line 67 of file dma.h.
◆ APB_CSR_REQ_SEL_MASK
#define APB_CSR_REQ_SEL_MASK 0x1f |
Definition at line 69 of file dma.h.
◆ APB_CSR_REQ_SEL_SHIFT
#define APB_CSR_REQ_SEL_SHIFT 16 |
Definition at line 70 of file dma.h.
◆ APB_CSRE_CHANNEL_PAUSE
#define APB_CSRE_CHANNEL_PAUSE (1 << 31) |
◆ APB_CSRE_TRIG_SEL_MASK
#define APB_CSRE_TRIG_SEL_MASK 0x3f |
◆ APB_CSRE_TRIG_SEL_SHIFT
#define APB_CSRE_TRIG_SEL_SHIFT 14 |
◆ APB_DATA_SWAP
#define APB_DATA_SWAP (1 << 27) |
◆ APB_PTR_MASK
#define APB_PTR_MASK 0x3fffffff |
◆ APB_PTR_SHIFT
◆ APB_STA_BSY
#define APB_STA_BSY (1 << 31) |
◆ APB_STA_CHANNEL_PAUSE
#define APB_STA_CHANNEL_PAUSE (1 << 26) |
◆ APB_STA_DMA_ACTIVITY
#define APB_STA_DMA_ACTIVITY (1 << 27) |
◆ APB_STA_HALT
#define APB_STA_HALT (1 << 29) |
◆ APB_STA_ISE_EOC
#define APB_STA_ISE_EOC (1 << 30) |
◆ APB_STA_PING_PONG_STA
#define APB_STA_PING_PONG_STA (1 << 28) |
◆ APB_WORD_TRANSFER_MASK
#define APB_WORD_TRANSFER_MASK 0x0fffffff |
◆ APB_WORD_TRANSFER_SHIFT
#define APB_WORD_TRANSFER_SHIFT 2 |
◆ TEGRA_DMA_ALIGN_BYTES
#define TEGRA_DMA_ALIGN_BYTES 4 |
Definition at line 13 of file dma.h.
◆ apbdmachan_req_sel
Enumerator |
---|
APBDMA_SLAVE_CNTR_REQ | |
APBDMA_SLAVE_APBIF_CH0 | |
APBDMA_SLAVE_APBIF_CH1 | |
APBDMA_SLAVE_APBIF_CH2 | |
APBDMA_SLAVE_APBIF_CH3 | |
APBDMA_SLAVE_HSI | |
APBDMA_SLAVE_APBIF_CH4 | |
APBDMA_SLAVE_APBIF_CH5 | |
APBDMA_SLAVE_UART_A | |
APBDMA_SLAVE_UART_B | |
APBDMA_SLAVE_UART_C | |
APBDMA_SLAVE_DTV | |
APBDMA_SLAVE_APBIF_CH6 | |
APBDMA_SLAVE_APBIF_CH7 | |
APBDMA_SLAVE_APBIF_CH8 | |
APBDMA_SLAVE_SL2B1 | |
APBDMA_SLAVE_SL2B2 | |
APBDMA_SLAVE_SL2B3 | |
APBDMA_SLAVE_SL2B4 | |
APBDMA_SLAVE_UART_D | |
APBDMA_SLAVE_UART_E | |
APBDMA_SLAVE_I2C | |
APBDMA_SLAVE_I2C2 | |
APBDMA_SLAVE_I2C3 | |
APBDMA_SLAVE_DVC_I2C | |
APBDMA_SLAVE_OWR | |
APBDMA_SLAVE_I2C4 | |
APBDMA_SLAVE_SL2B5 | |
APBDMA_SLAVE_SL2B6 | |
APBDMA_SLAVE_APBIF_CH9 | |
APBDMA_SLAVE_I2C6 | |
APBDMA_SLAVE_NA31 | |
APBDMA_SLAVE_CNTR_REQ | |
APBDMA_SLAVE_APBIF_CH0 | |
APBDMA_SLAVE_APBIF_CH1 | |
APBDMA_SLAVE_APBIF_CH2 | |
APBDMA_SLAVE_APBIF_CH3 | |
APBDMA_SLAVE_QSPI | |
APBDMA_SLAVE_APBIF_CH4 | |
APBDMA_SLAVE_APBIF_CH5 | |
APBDMA_SLAVE_UART_A | |
APBDMA_SLAVE_UART_B | |
APBDMA_SLAVE_UART_C | |
APBDMA_SLAVE_DTV | |
APBDMA_SLAVE_APBIF_CH6 | |
APBDMA_SLAVE_APBIF_CH7 | |
APBDMA_SLAVE_APBIF_CH8 | |
APBDMA_SLAVE_SL2B1 | |
APBDMA_SLAVE_SL2B2 | |
APBDMA_SLAVE_SL2B3 | |
APBDMA_SLAVE_SL2B4 | |
APBDMA_SLAVE_UART_D | |
APBDMA_SLAVE_UART_E | |
APBDMA_SLAVE_I2C | |
APBDMA_SLAVE_I2C2 | |
APBDMA_SLAVE_I2C3 | |
APBDMA_SLAVE_DVC_I2C | |
APBDMA_SLAVE_OWR | |
APBDMA_SLAVE_I2C4 | |
APBDMA_SLAVE_SL2B5 | |
APBDMA_SLAVE_SL2B6 | |
APBDMA_SLAVE_APBIF_CH9 | |
APBDMA_SLAVE_I2C6 | |
APBDMA_SLAVE_NA31 | |
Definition at line 72 of file dma.h.
◆ check_member() [1/2]
check_member |
( |
apb_dma |
, |
|
|
channel_swid1 |
, |
|
|
0x54 |
|
|
) |
| |
◆ check_member() [2/2]
◆ dma_busy()
Definition at line 48 of file dma.c.
◆ dma_claim()
Definition at line 59 of file dma.c.
◆ dma_release()
Definition at line 92 of file dma.c.
◆ dma_start()
◆ dma_stop()
◆ __packed