coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
amd_pci_int_defs.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef AMD_PCI_INT_DEFS_H
4
#define AMD_PCI_INT_DEFS_H
5
6
/*
7
* PIRQ and device routing - these define the index
8
* into the FCH PCI_INTR 0xC00/0xC01 interrupt
9
* routing table
10
*/
11
#define FCH_INT_TABLE_SIZE 0x54
12
13
#define PIRQ_NC 0x1F
/* Not Used */
14
#define PIRQ_A 0x00
/* INT A */
15
#define PIRQ_B 0x01
/* INT B */
16
#define PIRQ_C 0x02
/* INT C */
17
#define PIRQ_D 0x03
/* INT D */
18
#define PIRQ_E 0x04
/* INT E */
19
#define PIRQ_F 0x05
/* INT F */
20
#define PIRQ_G 0x06
/* INT G */
21
#define PIRQ_H 0x07
/* INT H */
22
#define PIRQ_MISC 0x08
/* Miscellaneous IRQ Settings - See FCH Spec */
23
#define PIRQ_MISC0 0x09
/* Miscellaneous0 IRQ Settings */
24
#define PIRQ_MISC1 0x0A
/* Miscellaneous1 IRQ Settings */
25
#define PIRQ_MISC2 0x0B
/* Miscellaneous2 IRQ Settings */
26
#define PIRQ_SIRQA 0x0C
/* Serial IRQ INTA */
27
#define PIRQ_SIRQB 0x0D
/* Serial IRQ INTB */
28
#define PIRQ_SIRQC 0x0E
/* Serial IRQ INTC */
29
#define PIRQ_SIRQD 0x0F
/* Serial IRQ INTD */
30
#define PIRQ_SCI 0x10
/* SCI IRQ */
31
#define PIRQ_SMBUS 0x11
/* SMBUS 14h.0 */
32
#define PIRQ_ASF 0x12
/* ASF */
33
#define PIRQ_HDA 0x13
/* HDA 14h.2 */
34
#define PIRQ_FC 0x14
/* FC */
35
#define PIRQ_GEC 0x15
/* GEC */
36
#define PIRQ_PMON 0x16
/* Performance Monitor */
37
#define PIRQ_IMC0 0x20
/* IMC INT0 */
38
#define PIRQ_IMC1 0x21
/* IMC INT1 */
39
#define PIRQ_IMC2 0x22
/* IMC INT2 */
40
#define PIRQ_IMC3 0x23
/* IMC INT3 */
41
#define PIRQ_IMC4 0x24
/* IMC INT4 */
42
#define PIRQ_IMC5 0x25
/* IMC INT5 */
43
#define PIRQ_OHCI1 0x30
/* USB OHCI 12h.0 */
44
#define PIRQ_EHCI1 0x31
/* USB EHCI 12h.2 */
45
#define PIRQ_OHCI2 0x32
/* USB OHCI 13h.0 */
46
#define PIRQ_EHCI2 0x33
/* USB EHCI 13h.2 */
47
#define PIRQ_OHCI3 0x34
/* USB OHCI 16h.0 */
48
#define PIRQ_EHCI3 0x35
/* USB EHCI 16h.2 */
49
#define PIRQ_OHCI4 0x36
/* USB OHCI 14h.5 */
50
#define PIRQ_IDE 0x40
/* IDE 14h.1 */
51
#define PIRQ_SATA 0x41
/* SATA 11h.0 */
52
#define PIRQ_GPP0 0x50
/* GPP INT 0 */
53
#define PIRQ_GPP1 0x51
/* GPP INT 1 */
54
#define PIRQ_GPP2 0x52
/* GPP INT 2 */
55
#define PIRQ_GPP3 0x53
/* GPP INT 3 */
56
57
#endif
/* AMD_PCI_INT_DEFS_H */
src
southbridge
amd
cimx
sb800
amd_pci_int_defs.h
Generated by
1.9.1