coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
Macros
amd_pci_int_defs.h File Reference

Go to the source code of this file.

Macros

#define FCH_INT_TABLE_SIZE   0x54
 
#define PIRQ_NC   0x1F /* Not Used */
 
#define PIRQ_A   0x00 /* INT A */
 
#define PIRQ_B   0x01 /* INT B */
 
#define PIRQ_C   0x02 /* INT C */
 
#define PIRQ_D   0x03 /* INT D */
 
#define PIRQ_E   0x04 /* INT E */
 
#define PIRQ_F   0x05 /* INT F */
 
#define PIRQ_G   0x06 /* INT G */
 
#define PIRQ_H   0x07 /* INT H */
 
#define PIRQ_MISC   0x08 /* Miscellaneous IRQ Settings - See FCH Spec */
 
#define PIRQ_MISC0   0x09 /* Miscellaneous0 IRQ Settings */
 
#define PIRQ_MISC1   0x0A /* Miscellaneous1 IRQ Settings */
 
#define PIRQ_MISC2   0x0B /* Miscellaneous2 IRQ Settings */
 
#define PIRQ_SIRQA   0x0C /* Serial IRQ INTA */
 
#define PIRQ_SIRQB   0x0D /* Serial IRQ INTB */
 
#define PIRQ_SIRQC   0x0E /* Serial IRQ INTC */
 
#define PIRQ_SIRQD   0x0F /* Serial IRQ INTD */
 
#define PIRQ_SCI   0x10 /* SCI IRQ */
 
#define PIRQ_SMBUS   0x11 /* SMBUS 14h.0 */
 
#define PIRQ_ASF   0x12 /* ASF */
 
#define PIRQ_HDA   0x13 /* HDA 14h.2 */
 
#define PIRQ_FC   0x14 /* FC */
 
#define PIRQ_GEC   0x15 /* GEC */
 
#define PIRQ_PMON   0x16 /* Performance Monitor */
 
#define PIRQ_IMC0   0x20 /* IMC INT0 */
 
#define PIRQ_IMC1   0x21 /* IMC INT1 */
 
#define PIRQ_IMC2   0x22 /* IMC INT2 */
 
#define PIRQ_IMC3   0x23 /* IMC INT3 */
 
#define PIRQ_IMC4   0x24 /* IMC INT4 */
 
#define PIRQ_IMC5   0x25 /* IMC INT5 */
 
#define PIRQ_OHCI1   0x30 /* USB OHCI 12h.0 */
 
#define PIRQ_EHCI1   0x31 /* USB EHCI 12h.2 */
 
#define PIRQ_OHCI2   0x32 /* USB OHCI 13h.0 */
 
#define PIRQ_EHCI2   0x33 /* USB EHCI 13h.2 */
 
#define PIRQ_OHCI3   0x34 /* USB OHCI 16h.0 */
 
#define PIRQ_EHCI3   0x35 /* USB EHCI 16h.2 */
 
#define PIRQ_OHCI4   0x36 /* USB OHCI 14h.5 */
 
#define PIRQ_IDE   0x40 /* IDE 14h.1 */
 
#define PIRQ_SATA   0x41 /* SATA 11h.0 */
 
#define PIRQ_GPP0   0x50 /* GPP INT 0 */
 
#define PIRQ_GPP1   0x51 /* GPP INT 1 */
 
#define PIRQ_GPP2   0x52 /* GPP INT 2 */
 
#define PIRQ_GPP3   0x53 /* GPP INT 3 */
 

Macro Definition Documentation

◆ FCH_INT_TABLE_SIZE

#define FCH_INT_TABLE_SIZE   0x54

Definition at line 11 of file amd_pci_int_defs.h.

◆ PIRQ_A

#define PIRQ_A   0x00 /* INT A */

Definition at line 14 of file amd_pci_int_defs.h.

◆ PIRQ_ASF

#define PIRQ_ASF   0x12 /* ASF */

Definition at line 32 of file amd_pci_int_defs.h.

◆ PIRQ_B

#define PIRQ_B   0x01 /* INT B */

Definition at line 15 of file amd_pci_int_defs.h.

◆ PIRQ_C

#define PIRQ_C   0x02 /* INT C */

Definition at line 16 of file amd_pci_int_defs.h.

◆ PIRQ_D

#define PIRQ_D   0x03 /* INT D */

Definition at line 17 of file amd_pci_int_defs.h.

◆ PIRQ_E

#define PIRQ_E   0x04 /* INT E */

Definition at line 18 of file amd_pci_int_defs.h.

◆ PIRQ_EHCI1

#define PIRQ_EHCI1   0x31 /* USB EHCI 12h.2 */

Definition at line 44 of file amd_pci_int_defs.h.

◆ PIRQ_EHCI2

#define PIRQ_EHCI2   0x33 /* USB EHCI 13h.2 */

Definition at line 46 of file amd_pci_int_defs.h.

◆ PIRQ_EHCI3

#define PIRQ_EHCI3   0x35 /* USB EHCI 16h.2 */

Definition at line 48 of file amd_pci_int_defs.h.

◆ PIRQ_F

#define PIRQ_F   0x05 /* INT F */

Definition at line 19 of file amd_pci_int_defs.h.

◆ PIRQ_FC

#define PIRQ_FC   0x14 /* FC */

Definition at line 34 of file amd_pci_int_defs.h.

◆ PIRQ_G

#define PIRQ_G   0x06 /* INT G */

Definition at line 20 of file amd_pci_int_defs.h.

◆ PIRQ_GEC

#define PIRQ_GEC   0x15 /* GEC */

Definition at line 35 of file amd_pci_int_defs.h.

◆ PIRQ_GPP0

#define PIRQ_GPP0   0x50 /* GPP INT 0 */

Definition at line 52 of file amd_pci_int_defs.h.

◆ PIRQ_GPP1

#define PIRQ_GPP1   0x51 /* GPP INT 1 */

Definition at line 53 of file amd_pci_int_defs.h.

◆ PIRQ_GPP2

#define PIRQ_GPP2   0x52 /* GPP INT 2 */

Definition at line 54 of file amd_pci_int_defs.h.

◆ PIRQ_GPP3

#define PIRQ_GPP3   0x53 /* GPP INT 3 */

Definition at line 55 of file amd_pci_int_defs.h.

◆ PIRQ_H

#define PIRQ_H   0x07 /* INT H */

Definition at line 21 of file amd_pci_int_defs.h.

◆ PIRQ_HDA

#define PIRQ_HDA   0x13 /* HDA 14h.2 */

Definition at line 33 of file amd_pci_int_defs.h.

◆ PIRQ_IDE

#define PIRQ_IDE   0x40 /* IDE 14h.1 */

Definition at line 50 of file amd_pci_int_defs.h.

◆ PIRQ_IMC0

#define PIRQ_IMC0   0x20 /* IMC INT0 */

Definition at line 37 of file amd_pci_int_defs.h.

◆ PIRQ_IMC1

#define PIRQ_IMC1   0x21 /* IMC INT1 */

Definition at line 38 of file amd_pci_int_defs.h.

◆ PIRQ_IMC2

#define PIRQ_IMC2   0x22 /* IMC INT2 */

Definition at line 39 of file amd_pci_int_defs.h.

◆ PIRQ_IMC3

#define PIRQ_IMC3   0x23 /* IMC INT3 */

Definition at line 40 of file amd_pci_int_defs.h.

◆ PIRQ_IMC4

#define PIRQ_IMC4   0x24 /* IMC INT4 */

Definition at line 41 of file amd_pci_int_defs.h.

◆ PIRQ_IMC5

#define PIRQ_IMC5   0x25 /* IMC INT5 */

Definition at line 42 of file amd_pci_int_defs.h.

◆ PIRQ_MISC

#define PIRQ_MISC   0x08 /* Miscellaneous IRQ Settings - See FCH Spec */

Definition at line 22 of file amd_pci_int_defs.h.

◆ PIRQ_MISC0

#define PIRQ_MISC0   0x09 /* Miscellaneous0 IRQ Settings */

Definition at line 23 of file amd_pci_int_defs.h.

◆ PIRQ_MISC1

#define PIRQ_MISC1   0x0A /* Miscellaneous1 IRQ Settings */

Definition at line 24 of file amd_pci_int_defs.h.

◆ PIRQ_MISC2

#define PIRQ_MISC2   0x0B /* Miscellaneous2 IRQ Settings */

Definition at line 25 of file amd_pci_int_defs.h.

◆ PIRQ_NC

#define PIRQ_NC   0x1F /* Not Used */

Definition at line 13 of file amd_pci_int_defs.h.

◆ PIRQ_OHCI1

#define PIRQ_OHCI1   0x30 /* USB OHCI 12h.0 */

Definition at line 43 of file amd_pci_int_defs.h.

◆ PIRQ_OHCI2

#define PIRQ_OHCI2   0x32 /* USB OHCI 13h.0 */

Definition at line 45 of file amd_pci_int_defs.h.

◆ PIRQ_OHCI3

#define PIRQ_OHCI3   0x34 /* USB OHCI 16h.0 */

Definition at line 47 of file amd_pci_int_defs.h.

◆ PIRQ_OHCI4

#define PIRQ_OHCI4   0x36 /* USB OHCI 14h.5 */

Definition at line 49 of file amd_pci_int_defs.h.

◆ PIRQ_PMON

#define PIRQ_PMON   0x16 /* Performance Monitor */

Definition at line 36 of file amd_pci_int_defs.h.

◆ PIRQ_SATA

#define PIRQ_SATA   0x41 /* SATA 11h.0 */

Definition at line 51 of file amd_pci_int_defs.h.

◆ PIRQ_SCI

#define PIRQ_SCI   0x10 /* SCI IRQ */

Definition at line 30 of file amd_pci_int_defs.h.

◆ PIRQ_SIRQA

#define PIRQ_SIRQA   0x0C /* Serial IRQ INTA */

Definition at line 26 of file amd_pci_int_defs.h.

◆ PIRQ_SIRQB

#define PIRQ_SIRQB   0x0D /* Serial IRQ INTB */

Definition at line 27 of file amd_pci_int_defs.h.

◆ PIRQ_SIRQC

#define PIRQ_SIRQC   0x0E /* Serial IRQ INTC */

Definition at line 28 of file amd_pci_int_defs.h.

◆ PIRQ_SIRQD

#define PIRQ_SIRQD   0x0F /* Serial IRQ INTD */

Definition at line 29 of file amd_pci_int_defs.h.

◆ PIRQ_SMBUS

#define PIRQ_SMBUS   0x11 /* SMBUS 14h.0 */

Definition at line 31 of file amd_pci_int_defs.h.