3 #ifndef _SOC_APOLLOLAKE_MEMINIT_H_
4 #define _SOC_APOLLOLAKE_MEMINIT_H_
8 #include <fsp/soc_binding.h>
98 int rank_density_gb,
int dual_rank,
size_t memory_in_system_in_mib(void)
void save_lpddr4_dimm_info(const struct lpddr4_cfg *lpcfg, size_t mem_sku)
void meminit_lpddr4_enable_channel(FSP_M_CONFIG *cfg, int logical_chan, int rank_density_gb, int dual_rank, const struct lpddr4_swizzle_cfg *scfg)
void meminit_lpddr4(FSP_M_CONFIG *cfg, int speed)
void save_lpddr4_dimm_info_part_num(const char *dram_part_num)
size_t iohole_in_mib(void)
void meminit_lpddr4_by_sku(FSP_M_CONFIG *cfg, const struct lpddr4_cfg *lpcfg, size_t sku_id)
const struct lpddr4_sku * skus
const struct lpddr4_swizzle_cfg * swizzle_config
uint8_t dqs[LP4_NUM_BYTE_LANES][DQ_BITS_PER_DQS]
bool disable_periodic_retraining
struct lpddr4_chan_swizzle_cfg phys[LP4_NUM_PHYS_CHANNELS]