coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <soc/ramstage.h>
4 #include <variant/ramstage.h>
5 
7 {
8  /* SSD1 - PCIe4 */
9  params->CpuPcieRpLtrEnable[0] = 1;
10  params->CpuPcieRpSlotImplemented[0] = 1;
11 }
static struct sdram_info params
Definition: sdram_configs.c:83
#define FSP_S_CONFIG
Definition: fsp_upd.h:9
void variant_configure_fsps(FSP_S_CONFIG *params)
Definition: ramstage.c:6