Go to the source code of this file.
◆ CHARGE_100
Definition at line 70 of file ec.h.
◆ CHARGE_60
Definition at line 72 of file ec.h.
◆ CHARGE_80
Definition at line 71 of file ec.h.
◆ CTRL_FN
Definition at line 67 of file ec.h.
◆ ECRAM_MAJOR_VERSION
#define ECRAM_MAJOR_VERSION 0x00 |
Definition at line 51 of file ec.h.
◆ ECRAM_MINOR_VERSION
#define ECRAM_MINOR_VERSION 0x01 |
Definition at line 52 of file ec.h.
◆ FAN_AGGRESSIVE
#define FAN_AGGRESSIVE 0xbb |
Definition at line 76 of file ec.h.
◆ FAN_NORMAL
Definition at line 75 of file ec.h.
◆ FAN_QUIET
Definition at line 77 of file ec.h.
◆ FN_CTRL
Definition at line 66 of file ec.h.
◆ ITE_CHIPID1
#define ITE_CHIPID1 0x20 /* Device ID register 1 */ |
Definition at line 46 of file ec.h.
◆ ITE_CHIPID2
#define ITE_CHIPID2 0x21 /* Device ID register 2 */ |
Definition at line 47 of file ec.h.
◆ ITE_FIXED_ADDR
#define ITE_FIXED_ADDR 0x4e |
Definition at line 14 of file ec.h.
◆ ITE_IR
#define ITE_IR 0x0a /* Consumer IR (CIR) */ |
Definition at line 23 of file ec.h.
◆ ITE_KBCK
#define ITE_KBCK 0x06 /* KBC / Keyboard Interface */ |
Definition at line 22 of file ec.h.
◆ ITE_KBCM
#define ITE_KBCM 0x05 /* KBC / Mouse Interface */ |
Definition at line 21 of file ec.h.
◆ ITE_PECI
#define ITE_PECI 0x14 /* Platform Environment Control Interface (PECI) */ |
Definition at line 29 of file ec.h.
◆ ITE_PMC1
#define ITE_PMC1 0x11 /* Power Management I/F Channel 1 (PMC1) */ |
Definition at line 26 of file ec.h.
◆ ITE_PMC2
#define ITE_PMC2 0x12 /* Power Management I/F Channel 2 (PMC2) */ |
Definition at line 27 of file ec.h.
◆ ITE_PMC3
#define ITE_PMC3 0x17 /* Power Management I/F Channel 3 (PMC3) */ |
Definition at line 30 of file ec.h.
◆ ITE_PMC4
#define ITE_PMC4 0x18 /* Power Management I/F Channel 4 (PMC4) */ |
Definition at line 31 of file ec.h.
◆ ITE_PMC5
#define ITE_PMC5 0x19 /* Power Management I/F Channel 5 (PMC5) */ |
Definition at line 32 of file ec.h.
◆ ITE_RTCT
#define ITE_RTCT 0x10 /* RTC-like Timer (RCTC) */ |
Definition at line 25 of file ec.h.
◆ ITE_SMFI
#define ITE_SMFI 0x0f /* Shared Memory / Flash Interface (SMFI) */ |
Definition at line 24 of file ec.h.
◆ ITE_SP1
#define ITE_SP1 0x01 /* Serial Port 1 (UART) */ |
Definition at line 18 of file ec.h.
◆ ITE_SP2
#define ITE_SP2 0x02 /* Serial Port 2 (UART) */ |
Definition at line 19 of file ec.h.
◆ ITE_SSPI
#define ITE_SSPI 0x13 /* Serial Peripheral Interface (SSPI) */ |
Definition at line 28 of file ec.h.
◆ ITE_SWUC
#define ITE_SWUC 0x04 /* System Wake-Up Control (SWUC) */ |
Definition at line 20 of file ec.h.
◆ KBL_DISABLED
#define KBL_DISABLED 0x00 |
Definition at line 94 of file ec.h.
◆ KBL_ENABLED
Definition at line 95 of file ec.h.
◆ KBL_HIGH
Definition at line 91 of file ec.h.
◆ KBL_LOW
Definition at line 90 of file ec.h.
◆ KBL_OFF
Definition at line 89 of file ec.h.
◆ KBL_ON
Definition at line 88 of file ec.h.
◆ LOCKED
Definition at line 81 of file ec.h.
◆ MIN_1
Definition at line 60 of file ec.h.
◆ MIN_3
Definition at line 61 of file ec.h.
◆ MIN_5
Definition at line 62 of file ec.h.
◆ NEVER
Definition at line 63 of file ec.h.
◆ NUVOTON_CHIPID
#define NUVOTON_CHIPID 0x27 /* Device ID register */ |
Definition at line 48 of file ec.h.
◆ NUVOTON_ESHM
#define NUVOTON_ESHM 0x1d /* Extended Shared Memory (ESHM) */ |
Definition at line 42 of file ec.h.
◆ NUVOTON_FIXED_ADDR
#define NUVOTON_FIXED_ADDR 0x4e |
Definition at line 15 of file ec.h.
◆ NUVOTON_KBCK
#define NUVOTON_KBCK 0x06 /* KBC / Keyboard Interface */ |
Definition at line 37 of file ec.h.
◆ NUVOTON_KBCM
#define NUVOTON_KBCM 0x05 /* KBC / Mouse Interface */ |
Definition at line 36 of file ec.h.
◆ NUVOTON_MSWC
#define NUVOTON_MSWC 0x04 /* Mobile System Wake-Up Control (MSWC) */ |
Definition at line 35 of file ec.h.
◆ NUVOTON_PM1
#define NUVOTON_PM1 0x11 /* Power Management I/F Channel 1 (PM1) */ |
Definition at line 39 of file ec.h.
◆ NUVOTON_PM2
#define NUVOTON_PM2 0x12 /* Power Management I/F Channel 2 (PM2) */ |
Definition at line 40 of file ec.h.
◆ NUVOTON_PM3
#define NUVOTON_PM3 0x17 /* Power Management I/F Channel 3 (PM3) */ |
Definition at line 41 of file ec.h.
◆ NUVOTON_PM4
#define NUVOTON_PM4 0x1e /* Power Management I/F Channel 3 (PM4) */ |
Definition at line 43 of file ec.h.
◆ NUVOTON_SHM
#define NUVOTON_SHM 0x0f /* Shared Memory (SHM) */ |
Definition at line 38 of file ec.h.
◆ SEC_30
Definition at line 59 of file ec.h.
◆ TRACKPAD_DISABLED
#define TRACKPAD_DISABLED 0x22 |
Definition at line 85 of file ec.h.
◆ TRACKPAD_ENABLED
#define TRACKPAD_ENABLED 0x00 |
Definition at line 84 of file ec.h.
◆ UNLOCKED
Definition at line 80 of file ec.h.
◆ ec_get_version()