coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include "../../variant.h"
4
5
void
variant_silicon_init_params
(
FSP_S_CONFIG
*
params
)
6
{
7
// PEG0 Config
8
params
->CpuPcieRpAdvancedErrorReporting[0] = 0;
9
params
->CpuPcieRpLtrEnable[0] = 1;
10
params
->CpuPcieRpPtmEnabled[0] = 0;
11
12
// PEG2 Config
13
params
->CpuPcieRpAdvancedErrorReporting[2] = 0;
14
params
->CpuPcieRpLtrEnable[2] = 1;
15
params
->CpuPcieRpPtmEnabled[2] = 0;
16
17
// Remap PEG2 as PEG1
18
params
->CpuPcieRpFunctionSwap = 1;
19
}
params
static struct sdram_info params
Definition:
sdram_configs.c:83
FSP_S_CONFIG
#define FSP_S_CONFIG
Definition:
fsp_upd.h:9
variant_silicon_init_params
void variant_silicon_init_params(FSP_S_CONFIG *params)
Definition:
ramstage.c:5
src
mainboard
system76
gaze16
variants
3050
ramstage.c
Generated by
1.9.1