coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
romstage_spd_cbfs.c File Reference
#include <baseboard/variants.h>
#include <ec/google/chromeec/ec.h>
#include <gpio.h>
#include <memory_info.h>
#include <soc/cnl_memcfg_init.h>
#include <soc/romstage.h>
#include <variant/gpio.h>
Include dependency graph for romstage_spd_cbfs.c:

Go to the source code of this file.

Macros

#define GPIO_MEM_CH_SEL   GPP_F2
 

Functions

int __weak variant_memory_sku (void)
 
void mainboard_memory_init_params (FSPM_UPD *memupd)
 

Macro Definition Documentation

◆ GPIO_MEM_CH_SEL

#define GPIO_MEM_CH_SEL   GPP_F2

Definition at line 15 of file romstage_spd_cbfs.c.

Function Documentation

◆ mainboard_memory_init_params()

void mainboard_memory_init_params ( FSPM_UPD *  memupd)

◆ variant_memory_sku()

int __weak variant_memory_sku ( void  )

Definition at line 17 of file romstage_spd_cbfs.c.

References ARRAY_SIZE, gpio_base2_value(), GPIO_MEM_CONFIG_0, GPIO_MEM_CONFIG_1, GPIO_MEM_CONFIG_2, and GPIO_MEM_CONFIG_3.

Referenced by mainboard_memory_init_params().

Here is the call graph for this function:
Here is the caller graph for this function: