coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
addressmap.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #ifndef _SOC_QUALCOMM_SC7180_ADDRESS_MAP_H_
4 #define _SOC_QUALCOMM_SC7180_ADDRESS_MAP_H_
5 
6 #define AOSS_CC_BASE 0x0C2A0000
7 #define GCC_BASE 0x00100000
8 #define QSPI_BASE 0x088DC000
9 #define TLMM_NORTH_TILE_BASE 0x03900000
10 #define TLMM_SOUTH_TILE_BASE 0x03D00000
11 #define TLMM_WEST_TILE_BASE 0x03500000
12 #define SILVER_PLL_BASE 0x18280000
13 #define L3_PLL_BASE 0x18284000
14 #define DISP_CC_BASE 0x0AF00000
15 
16 /*
17  * QUP SERIAL ENGINE BASE ADDRESSES
18  */
19 /* QUPV3_0 */
20 #define QUP_SERIAL0_BASE 0x00880000
21 #define QUP_SERIAL1_BASE 0x00884000
22 #define QUP_SERIAL2_BASE 0x00888000
23 #define QUP_SERIAL3_BASE 0x0088C000
24 #define QUP_SERIAL4_BASE 0x00890000
25 #define QUP_SERIAL5_BASE 0x00894000
26 #define QUP_WRAP0_BASE 0x008C0000
27 
28 /* QUPV3_1 */
29 #define QUP_SERIAL6_BASE 0x00A80000
30 #define QUP_SERIAL7_BASE 0x00A84000
31 #define QUP_SERIAL8_BASE 0x00A88000
32 #define QUP_SERIAL9_BASE 0x00A8C000
33 #define QUP_SERIAL10_BASE 0x00A90000
34 #define QUP_SERIAL11_BASE 0x00A94000
35 #define QUP_WRAP1_BASE 0x00AC0000
36 
37 /*
38  * USB BASE ADDRESSES
39  */
40 #define QFPROM_BASE 0x00780000
41 #define QUSB_PRIM_PHY_BASE 0x088e3000
42 #define QUSB_PRIM_PHY_DIG_BASE 0x088e3200
43 #define QMP_PHY_QSERDES_COM_REG_BASE 0x088e9000
44 #define QMP_PHY_QSERDES_TX_REG_BASE 0x088e9200
45 #define QMP_PHY_QSERDES_RX_REG_BASE 0x088e9400
46 #define QMP_PHY_PCS_REG_BASE 0x088e9c00
47 #define USB_HOST_DWC3_BASE 0x0a60c100
48 
49 /* SC7180 QSPI GPIO PINS */
50 #define QSPI_CLK GPIO(63)
51 #define QSPI_DATA_0 GPIO(64)
52 #define QSPI_DATA_1 GPIO(65)
53 #define QSPI_CS GPIO(68)
54 
55 #define GPIO_FUNC_QSPI_DATA_0 GPIO64_FUNC_QSPI_DATA_0
56 #define GPIO_FUNC_QSPI_DATA_1 GPIO65_FUNC_QSPI_DATA_1
57 #define GPIO_FUNC_QSPI_CLK GPIO63_FUNC_QSPI_CLK
58 
59 /* SDHC TLMM Registers */
60 #define SDC1_TLMM_CFG_ADDR 0x03D7A000
61 #define SDC2_TLMM_CFG_ADDR 0x03D7B000
62 
63 #endif /* __SOC_QUALCOMM_SC7180_ADDRESS_MAP_H__ */