coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
spi.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-or-later */
2
3
#include <
intelblocks/spi.h
>
4
#include <soc/pci_devs.h>
5
6
int
spi_soc_devfn_to_bus
(
unsigned
int
devfn)
7
{
8
switch
(devfn) {
9
case
PCH_DEVFN_SPI
:
10
return
0;
11
case
PCH_DEVFN_GSPI0
:
12
return
1;
13
case
PCH_DEVFN_GSPI1
:
14
return
2;
15
case
PCH_DEVFN_GSPI2
:
16
return
3;
17
}
18
return
-1;
19
}
PCH_DEVFN_GSPI0
#define PCH_DEVFN_GSPI0
Definition:
pci_devs.h:206
PCH_DEVFN_SPI
#define PCH_DEVFN_SPI
Definition:
pci_devs.h:220
PCH_DEVFN_GSPI2
#define PCH_DEVFN_GSPI2
Definition:
pci_devs.h:107
PCH_DEVFN_GSPI1
#define PCH_DEVFN_GSPI1
Definition:
pci_devs.h:207
spi_soc_devfn_to_bus
int spi_soc_devfn_to_bus(unsigned int devfn)
Definition:
spi.c:15
spi.h
src
soc
intel
jasperlake
spi.c
Generated by
1.9.1