coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <smbios.h>
4 
6 {
8 }
9 
10 unsigned int smbios_cache_sram_type(void)
11 {
13 }
14 
16 {
17  switch (level) {
18  case 1:
20  case 2:
21  case 3:
23  default:
25  }
26 }
#define SMBIOS_CACHE_SRAM_TYPE_SYNCHRONOUS
Definition: smbios.h:476
#define SMBIOS_CACHE_OP_MODE_WRITE_BACK
Definition: smbios.h:540
#define SMBIOS_CACHE_OP_MODE_UNKNOWN
Definition: smbios.h:542
@ SMBIOS_CACHE_ERROR_CORRECTION_SINGLE_BIT
Definition: smbios.h:486
#define SMBIOS_CACHE_OP_MODE_VARIES_WITH_MEMORY_ADDRESS
Definition: smbios.h:541
unsigned int smbios_cache_sram_type(void)
Definition: ramstage.c:10
unsigned int smbios_cache_conf_operation_mode(u8 level)
Definition: ramstage.c:15
unsigned int smbios_cache_error_correction_type(u8 level)
Definition: ramstage.c:5
uint8_t u8
Definition: stdint.h:45