coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #include <soc/ramstage.h>
4 
5 #include "eeprom.h"
6 #include "gpio.h"
7 
8 void mainboard_silicon_init_params(FSPS_UPD *supd)
9 {
10  FSP_S_CONFIG *params = &supd->FspsConfig;
11 
12  /* Configure pads prior to SiliconInit() in case there's any
13  dependencies during hardware initialization. */
15 
16  params->SataLedEnable = 1;
17 
18  /* Overwrite params */
19  if (!check_signature(offsetof(struct eeprom_layout, supd), FSPS_UPD_SIGNATURE))
20  return;
21 
22  READ_EEPROM_FSP_S(supd, FspsTestConfig.VtdDisableDeprecated);
23  READ_EEPROM_FSP_S(supd, FspsConfig.PchPmWolEnableOverride);
24 }
static struct sdram_info params
Definition: sdram_configs.c:83
#define offsetof(TYPE, MEMBER)
Definition: helpers.h:84
__weak void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition: ramstage.c:162
int check_signature(const size_t offset, const uint64_t signature)
Definition: eeprom.c:20
#define FSP_S_CONFIG
Definition: fsp_upd.h:9
#define READ_EEPROM_FSP_S(dest, opt_name)
Definition: eeprom.h:126
void program_gpio_pads(void)
Definition: gpio.c:407