coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
bootblock.c
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
3 #include <device/pnp_ops.h>
7 
9 {
10  const pnp_devfn_t GLOBAL_PSEUDO_DEV = PNP_DEV(0x2e, 0);
13 
14  nuvoton_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
15 
16  nuvoton_pnp_enter_conf_state(GLOBAL_PSEUDO_DEV);
17 
18  /* Select HWM/LED functions instead of floppy functions. */
19  pnp_write_config(GLOBAL_PSEUDO_DEV, 0x1c, 0x03);
20  pnp_write_config(GLOBAL_PSEUDO_DEV, 0x24, 0x24);
21 
22  /* Power RAM in S3 and let the PCH handle power failure actions. */
24  pnp_write_config(ACPI_DEV, 0xe4, 0x70);
25 
26  nuvoton_pnp_exit_conf_state(GLOBAL_PSEUDO_DEV);
27 }
#define SERIAL_DEV
Definition: bootblock.c:8
void mainboard_config_superio(void)
Definition: bootblock.c:47
#define ACPI_DEV
Definition: bootblock.c:10
#define NCT6776_SP1
Definition: nct6776.h:11
#define NCT6776_ACPI
Definition: nct6776.h:18
void nuvoton_pnp_enter_conf_state(pnp_devfn_t dev)
Definition: early_serial.c:33
void nuvoton_enable_serial(pnp_devfn_t dev, u16 iobase)
Definition: early_serial.c:48
void nuvoton_pnp_exit_conf_state(pnp_devfn_t dev)
Definition: early_serial.c:41
void pnp_set_logical_device(struct device *dev)
Definition: pnp_device.c:59
void pnp_write_config(struct device *dev, u8 reg, u8 value)
Definition: pnp_device.c:38
#define PNP_DEV(PORT, FUNC)
Definition: pnp_type.h:10
u32 pnp_devfn_t
Definition: pnp_type.h:8