coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
iomap.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef _SOC_IOMAP_H_
4
#define _SOC_IOMAP_H_
5
6
/*
7
* Memory Mapped IO bases.
8
*/
9
10
/* Transactions in this range will abort */
11
#define ABORT_BASE_ADDRESS 0xfeb00000
12
#define ABORT_BASE_SIZE 0x00100000
13
14
/* Power Management Controller */
15
#define PMC_BASE_ADDRESS 0xfed03000
16
#define PMC_BASE_SIZE 0x400
17
18
/* IO Memory */
19
#define IO_BASE_ADDRESS 0xfed80000
20
#define IO_BASE_SIZE 0x40000
21
#define COMMUNITY_OFFSET_GPSOUTHWEST 0x00000
22
#define COMMUNITY_OFFSET_GPNORTH 0x08000
23
#define COMMUNITY_OFFSET_GPEAST 0x10000
24
#define COMMUNITY_OFFSET_GPSOUTHEAST 0x18000
25
26
/* Intel Legacy Block */
27
#define ILB_BASE_ADDRESS 0xfed08000
28
#define ILB_BASE_SIZE 0x2000
29
30
/* SPI Bus */
31
#define SPI_BASE_ADDRESS 0xfed01000
32
#define SPI_BASE_SIZE 0x400
33
34
/* MODPHY */
35
#define MPHY_BASE_ADDRESS 0xfea00000
36
#define MPHY_BASE_SIZE 0x100000
37
38
/* Power Management Unit */
39
#define PUNIT_BASE_ADDRESS 0xfed06000
40
#define PUNIT_BASE_SIZE 0x800
41
42
/* Root Complex Base Address */
43
#define RCBA_BASE_ADDRESS 0xfed1c000
44
#define RCBA_BASE_SIZE 0x400
45
46
/* Temporary Base Address */
47
#define TEMP_BASE_ADDRESS 0xfd000000
48
49
/*
50
* IO Port bases.
51
*/
52
#define ACPI_BASE_ADDRESS 0x0400
53
#define ACPI_BASE_SIZE 0x80
54
55
#define GPIO_BASE_ADDRESS 0x0500
56
#define GPIO_BASE_SIZE 0x100
57
58
#define SMBUS_BASE_ADDRESS 0xefa0
59
60
#ifndef __ACPI__
61
#include <
stdint.h
>
62
63
/* Read Top of Low Memory (BMBOUND) */
64
uint32_t
nc_read_top_of_low_memory
(
void
);
65
#endif
66
67
#endif
/* _SOC_IOMAP_H_ */
nc_read_top_of_low_memory
uint32_t nc_read_top_of_low_memory(void)
Definition:
northcluster.c:52
stdint.h
uint32_t
unsigned int uint32_t
Definition:
stdint.h:14
src
soc
intel
braswell
include
soc
iomap.h
Generated by
1.9.1