3 #ifndef _DENVERTON_NS_PM_H_
4 #define _DENVERTON_NS_PM_H_
12 #define PSS_MAX_ENTRIES 15
13 #define PSS_RATIO_STEP 1
14 #define PSS_LATENCY_TRANSITION 10
15 #define PSS_LATENCY_BUSMASTER 10
29 } __attribute__((packed));
uint8_t * pmc_mmio_regs(void)
void enable_pm1(uint16_t events)
uint16_t clear_pm1_status(void)
void enable_pm1_control(uint32_t mask)
void disable_smi(uint32_t mask)
void enable_smi(uint32_t mask)
void enable_gpe(uint32_t mask)
void clear_pmc_status(void)
uint32_t clear_gpe_status(void)
void disable_pm1_control(uint32_t mask)
void disable_all_gpe(void)
uint32_t clear_tco_status(void)
uint32_t clear_smi_status(void)
void disable_gpe(uint32_t mask)
struct chipset_power_state * fill_power_state(void)
uint32_t prev_sleep_state