coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
pcie_graphics.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#ifndef HASWELL_REGISTERS_PCIE_GRAPHICS_H
4
#define HASWELL_REGISTERS_PCIE_GRAPHICS_H
5
6
/* Device 0:1.0 PCI configuration space (PCIe Graphics) */
7
#define PEG_CAP 0xa2
8
#define PEG_DCAP 0xa4
9
10
#define PEG_LCAP 0xac
11
12
#define PEG_DSTS 0xaa
13
14
#define PEG_SLOTCAP 0xb4
15
16
#define PEG_DCAP2 0xc4
/* 32bit */
17
18
#define PEG_LCTL2 0xd0
19
20
#define PEG_VC0RCTL 0x114
21
22
#define PEG_ESD 0x144
/* 32bit */
23
#define PEG_LE1D 0x150
/* 32bit */
24
#define PEG_LE1A 0x158
/* 64bit */
25
26
#define PEG_UESTS 0x1c4
27
#define PEG_UESEV 0x1cc
28
#define PEG_CESTS 0x1d0
29
30
#define PEG_L0SLAT 0x22c
31
32
#define PEG_AFE_PM_TMR 0xc28
33
34
#endif
/* HASWELL_REGISTERS_PCIE_GRAPHICS_H */
src
northbridge
intel
haswell
registers
pcie_graphics.h
Generated by
1.9.1