romstage.c

Go to the documentation of this file.

/* SPDX-License-Identifier: GPL-2.0-only */
 
#include <boardid.h>
#include <string.h>
#include <fsp/soc_binding.h>
#include <soc/romstage.h>
#include <console/console.h>
#include "spd/spd.h"
 
void mainboard_memory_init_params(FSPM_UPD *mupd)
{
        FSP_M_CONFIG *mem_cfg = &mupd->FspmConfig;
        /* DQ byte map */
        const u8 dq_map[2][12] = {
                  { 0x0F, 0xF0, 0x00, 0xF0, 0x0F, 0xF0,
                    0x0F, 0x00, 0xFF, 0x00, 0xFF, 0x00 },
                  { 0x33, 0xCC, 0x00, 0xCC, 0x33, 0xCC,
                    0x33, 0x00, 0xFF, 0x00, 0xFF, 0x00 } };
        /* DQS CPU<>DRAM map */
        const u8 dqs_map[2][8] = {
                { 1, 0, 2, 3, 4, 5, 6, 7 },
                { 1, 0, 5, 4, 2, 3, 7, 6 } };
        /* Rcomp resistor */
        const u16 rcomp_resistor[] = { 200, 81, 162 };
        /* Rcomp target */
        const u16 rcomp_target[] = { 100, 40, 40, 23, 40 };
 
        memcpy(&mem_cfg->DqByteMapCh0, dq_map[0], sizeof(dq_map[0]));
        memcpy(&mem_cfg->DqByteMapCh1, dq_map[1], sizeof(dq_map[1]));
        memcpy(&mem_cfg->DqsMapCpu2DramCh0, dqs_map[0], sizeof(dqs_map[0]));
        memcpy(&mem_cfg->DqsMapCpu2DramCh1, dqs_map[1], sizeof(dqs_map[1]));
        memcpy(&mem_cfg->RcompResistor, rcomp_resistor, sizeof(rcomp_resistor));
        memcpy(&mem_cfg->RcompTarget, rcomp_target, sizeof(rcomp_target));
 
        mem_cfg->MemorySpdPtr00 = mainboard_get_spd_data();
        mem_cfg->MemorySpdPtr10 = mem_cfg->MemorySpdPtr00;
        mem_cfg->MemorySpdDataLen = SPD_LEN;
 
        /* Limit K4EBE304EB-EGCF memory to 1600MHz for stability */
        if (board_id() < 6 && mainboard_get_spd_index() == 5) {
                printk(BIOS_WARNING, "Limiting memory to 1600MHz\n");
                mem_cfg->DdrFreqLimit = 1600;
        }
}