coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.c
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
3
#include <
device/device.h
>
4
#include <variant/gpio.h>
5
6
/*
7
* TODO:
8
* - Add kill switches for WLAN, BT, LTE, CCD
9
* - Add support for WoL (LAN, WLAN)
10
* - Make M.2 port configurable (SATA <> PCIe)
11
* - Make SATA DevSlp configurable
12
* - Make TBT port configurable (TBT <> DisplayPort)
13
*/
14
15
static
void
init_mainboard
(
void
*chip_info)
16
{
17
variant_configure_gpios
();
18
}
19
20
struct
chip_operations
mainboard_ops
= {
21
.
init
=
init_mainboard
,
22
};
device.h
variant_configure_gpios
void variant_configure_gpios(void)
Definition:
gpio.c:238
mainboard_ops
struct chip_operations mainboard_ops
Definition:
ramstage.c:11
init_mainboard
static void init_mainboard(void *chip_info)
Definition:
ramstage.c:15
chip_operations
Definition:
device.h:23
chip_operations::init
void(* init)(void *chip_info)
Definition:
device.h:25
src
mainboard
clevo
kbl-u
ramstage.c
Generated by
1.9.1