coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
Macros
armv7.h File Reference
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Macros

#define MIDR_CORTEX_A9_R0P1   0x410FC091
 
#define MIDR_CORTEX_A9_R1P2   0x411FC092
 
#define MIDR_CORTEX_A9_R1P3   0x411FC093
 
#define MIDR_CORTEX_A9_R2P10   0x412FC09A
 
#define MIDR_CORTEX_A15_R0P0   0x410FC0F0
 
#define CCSIDR_LINE_SIZE_OFFSET   0
 
#define CCSIDR_LINE_SIZE_MASK   0x7
 
#define CCSIDR_ASSOCIATIVITY_OFFSET   3
 
#define CCSIDR_ASSOCIATIVITY_MASK   (0x3FF << 3)
 
#define CCSIDR_NUM_SETS_OFFSET   13
 
#define CCSIDR_NUM_SETS_MASK   (0x7FFF << 13)
 
#define ARMV7_CSSELR_IND_DATA_UNIFIED   0
 
#define ARMV7_CSSELR_IND_INSTRUCTION   1
 
#define ARMV7_CLIDR_CTYPE_NO_CACHE   0
 
#define ARMV7_CLIDR_CTYPE_INSTRUCTION_ONLY   1
 
#define ARMV7_CLIDR_CTYPE_DATA_ONLY   2
 
#define ARMV7_CLIDR_CTYPE_INSTRUCTION_DATA   3
 
#define ARMV7_CLIDR_CTYPE_UNIFIED   4
 
#define CP15ISB   (asm volatile ("mcr p15, 0, %0, c7, c5, 4" : : "r" (0)))
 
#define CP15DSB   (asm volatile ("mcr p15, 0, %0, c7, c10, 4" : : "r" (0)))
 
#define CP15DMB   (asm volatile ("mcr p15, 0, %0, c7, c10, 5" : : "r" (0)))
 

Macro Definition Documentation

◆ ARMV7_CLIDR_CTYPE_DATA_ONLY

#define ARMV7_CLIDR_CTYPE_DATA_ONLY   2

Definition at line 33 of file armv7.h.

◆ ARMV7_CLIDR_CTYPE_INSTRUCTION_DATA

#define ARMV7_CLIDR_CTYPE_INSTRUCTION_DATA   3

Definition at line 34 of file armv7.h.

◆ ARMV7_CLIDR_CTYPE_INSTRUCTION_ONLY

#define ARMV7_CLIDR_CTYPE_INSTRUCTION_ONLY   1

Definition at line 32 of file armv7.h.

◆ ARMV7_CLIDR_CTYPE_NO_CACHE

#define ARMV7_CLIDR_CTYPE_NO_CACHE   0

Definition at line 31 of file armv7.h.

◆ ARMV7_CLIDR_CTYPE_UNIFIED

#define ARMV7_CLIDR_CTYPE_UNIFIED   4

Definition at line 35 of file armv7.h.

◆ ARMV7_CSSELR_IND_DATA_UNIFIED

#define ARMV7_CSSELR_IND_DATA_UNIFIED   0

Definition at line 27 of file armv7.h.

◆ ARMV7_CSSELR_IND_INSTRUCTION

#define ARMV7_CSSELR_IND_INSTRUCTION   1

Definition at line 28 of file armv7.h.

◆ CCSIDR_ASSOCIATIVITY_MASK

#define CCSIDR_ASSOCIATIVITY_MASK   (0x3FF << 3)

Definition at line 19 of file armv7.h.

◆ CCSIDR_ASSOCIATIVITY_OFFSET

#define CCSIDR_ASSOCIATIVITY_OFFSET   3

Definition at line 18 of file armv7.h.

◆ CCSIDR_LINE_SIZE_MASK

#define CCSIDR_LINE_SIZE_MASK   0x7

Definition at line 17 of file armv7.h.

◆ CCSIDR_LINE_SIZE_OFFSET

#define CCSIDR_LINE_SIZE_OFFSET   0

Definition at line 16 of file armv7.h.

◆ CCSIDR_NUM_SETS_MASK

#define CCSIDR_NUM_SETS_MASK   (0x7FFF << 13)

Definition at line 21 of file armv7.h.

◆ CCSIDR_NUM_SETS_OFFSET

#define CCSIDR_NUM_SETS_OFFSET   13

Definition at line 20 of file armv7.h.

◆ CP15DMB

#define CP15DMB   (asm volatile ("mcr p15, 0, %0, c7, c10, 5" : : "r" (0)))

Definition at line 45 of file armv7.h.

◆ CP15DSB

#define CP15DSB   (asm volatile ("mcr p15, 0, %0, c7, c10, 4" : : "r" (0)))

Definition at line 44 of file armv7.h.

◆ CP15ISB

#define CP15ISB   (asm volatile ("mcr p15, 0, %0, c7, c5, 4" : : "r" (0)))

Definition at line 43 of file armv7.h.

◆ MIDR_CORTEX_A15_R0P0

#define MIDR_CORTEX_A15_R0P0   0x410FC0F0

Definition at line 13 of file armv7.h.

◆ MIDR_CORTEX_A9_R0P1

#define MIDR_CORTEX_A9_R0P1   0x410FC091

Definition at line 7 of file armv7.h.

◆ MIDR_CORTEX_A9_R1P2

#define MIDR_CORTEX_A9_R1P2   0x411FC092

Definition at line 8 of file armv7.h.

◆ MIDR_CORTEX_A9_R1P3

#define MIDR_CORTEX_A9_R1P3   0x411FC093

Definition at line 9 of file armv7.h.

◆ MIDR_CORTEX_A9_R2P10

#define MIDR_CORTEX_A9_R2P10   0x412FC09A

Definition at line 10 of file armv7.h.