coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
raminit.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0-or-later */
2
3
#ifndef RAMINIT_H
4
#define RAMINIT_H
5
6
/* The 440BX supports up to four (single- or double-sided) DIMMs. */
7
#define DIMM_SOCKETS 4
8
9
/* DIMM SPD addresses */
10
#define DIMM0 0x50
11
#define DIMM1 0x51
12
#define DIMM2 0x52
13
#define DIMM3 0x53
14
15
void
enable_spd
(
void
);
16
void
disable_spd
(
void
);
17
void
sdram_initialize
(
int
s3resume);
18
19
/* Debug */
20
#if CONFIG(DEBUG_RAM_SETUP)
21
void
dump_spd_registers
(
void
);
22
void
dump_pci_device
(
unsigned
int
dev);
23
#else
24
#define dump_spd_registers()
25
#endif
26
#endif
/* RAMINIT_H */
sdram_initialize
void sdram_initialize(void)
Definition:
raminit.c:1692
dump_spd_registers
#define dump_spd_registers()
Definition:
raminit.h:24
disable_spd
void disable_spd(void)
Definition:
romstage.c:33
enable_spd
void enable_spd(void)
Definition:
romstage.c:24
dump_pci_device
void dump_pci_device(unsigned int dev)
Definition:
debug.c:38
src
northbridge
intel
i440bx
raminit.h
Generated by
1.9.1