coreboot
coreboot is an Open Source project aimed at replacing the proprietary BIOS found in most computers.
ramstage.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 
3 #ifndef _DENVERTON_NS_SOC_RAMSTAGE_H_
4 #define _DENVERTON_NS_SOC_RAMSTAGE_H_
5 
6 #include <device/device.h>
7 #include <fsp/api.h>
8 #include <fsp/util.h>
9 #include <memory_info.h>
10 
12 void southcluster_enable_dev(struct device *dev);
13 void mainboard_add_dimm_info(struct memory_info *mem_info, int channel,
14  int dimm, int index);
15 
16 extern struct pci_operations soc_pci_ops;
17 
18 #endif
static struct sdram_info params
Definition: sdram_configs.c:83
void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
Definition: ramstage.c:162
struct pci_operations soc_pci_ops
Definition: chip.c:51
void southcluster_enable_dev(struct device *dev)
Definition: southcluster.c:452
void mainboard_add_dimm_info(struct memory_info *mem_info, int channel, int dimm, int index)
Definition: ramstage.c:81
Definition: device.h:107