#include <types.h>
#include <soc/pll_common.h>
Go to the source code of this file.
|
enum | {
DIV_MASK = 0x1f << 17
, DIV_1 = 0x8 << 17
, DIV_2 = 0xa << 17
, MUX_MASK = 0x3 << 9
,
MUX_SRC_ARMPLL = 0x1 << 9
, MUX_SRC_DIV_PLL1 = 0x2 << 9
} |
|
enum | { PLL_PWR_ON_DELAY = 30
, PLL_ISO_DELAY = 1
, PLL_EN_DELAY = 20
} |
|
enum | { PCW_INTEGER_BITS = 8
} |
|
enum | {
ARMPLL_LL_HZ = 1417 * MHz
, ARMPLL_L_HZ = 1200 * MHz
, CCIPLL_HZ = 598 * 2 * MHz
, MAINPLL_HZ = 1092 * MHz
,
UNIVPLL_HZ = 1248UL * 2 * MHz
, MSDCPLL_HZ = 384 * MHz
, MMPLL_HZ = 3150UL * MHz
, MFGPLL_HZ = 512 * MHz
,
TVDPLL_HZ = 594 * MHz
, APLL1_HZ = 180633600
, APLL2_HZ = 196608 * KHz
, MPLL_HZ = 208 * MHz
} |
|
enum | { CLK26M_HZ = 26 * MHz
, MAINPLL_D5_HZ = MAINPLL_HZ / 5
, MAINPLL_D5_D2_HZ = MAINPLL_D5_HZ / 2
} |
|
enum | { SPI_HZ = MAINPLL_D5_D2_HZ
, UART_HZ = CLK26M_HZ
} |
|
enum | {
DCM_INFRA_BUS_MASK = 0x40907ffb
, DCM_INFRA_BUS_ON = 0x40904203
, DCM_INFRA_MEM_ON = 0x1 << 27
, DCM_INFRA_P2PRX_MASK = 0xf
,
DCM_INFRA_PERI_MASK = 0xf03ffffb
, DCM_INFRA_PERI_ON = 0xf03f83e3
} |
|
|
| check_member (mtk_topckgen_regs, clk_cfg_0, 0x0040) |
|
| check_member (mtk_topckgen_regs, clk_misc_cfg_0, 0x0104) |
|
| check_member (mtk_topckgen_regs, clk_scp_cfg_0, 0x0200) |
|
| check_member (mtk_topckgen_regs, clk26cali_0, 0x0220) |
|
| check_member (mtk_topckgen_regs, cksta_reg, 0x0230) |
|
| check_member (mtk_topckgen_regs, clkmon_clk_sel_reg, 0x0300) |
|
| check_member (mtk_topckgen_regs, clk_auddiv_0, 0x0320) |
|
| check_member (mtk_topckgen_regs, clk_pdn_reg, 0x0400) |
|
| check_member (mtk_topckgen_regs, clk_extck_reg, 0x0500) |
|
| check_member (mtk_topckgen_regs, clk_cfg_20, 0x0640) |
|
| check_member (mtk_topckgen_regs, clk_cfg_20_clr, 0x0648) |
|
| check_member (mtk_apmixed_regs, armpll_ll_con0, 0x0200) |
|
| check_member (mtk_apmixed_regs, ap_auxadc_con0, 0x0400) |
|
| check_member (mtk_apmixed_regs, ts_con0, 0x0600) |
|
| check_member (mtk_apmixed_regs, ulposc_con0, 0x0700) |
|
| check_member (mtk_apmixed_regs, ap_abist_mon_con0, 0x0800) |
|
| check_member (mtk_apmixed_regs, rsv_rw0_con0, 0x0900) |
|
| check_member (mtk_apmixed_regs, rsv_ro_con0, 0x0908) |
|
◆ anonymous enum
Enumerator |
---|
DIV_MASK | |
DIV_1 | |
DIV_2 | |
MUX_MASK | |
MUX_SRC_ARMPLL | |
MUX_SRC_DIV_PLL1 | |
Definition at line 213 of file pll.h.
◆ anonymous enum
Enumerator |
---|
PLL_PWR_ON_DELAY | |
PLL_ISO_DELAY | |
PLL_EN_DELAY | |
Definition at line 223 of file pll.h.
◆ anonymous enum
Enumerator |
---|
PCW_INTEGER_BITS | |
Definition at line 229 of file pll.h.
◆ anonymous enum
Enumerator |
---|
ARMPLL_LL_HZ | |
ARMPLL_L_HZ | |
CCIPLL_HZ | |
MAINPLL_HZ | |
UNIVPLL_HZ | |
MSDCPLL_HZ | |
MMPLL_HZ | |
MFGPLL_HZ | |
TVDPLL_HZ | |
APLL1_HZ | |
APLL2_HZ | |
MPLL_HZ | |
Definition at line 234 of file pll.h.
◆ anonymous enum
Enumerator |
---|
CLK26M_HZ | |
MAINPLL_D5_HZ | |
MAINPLL_D5_D2_HZ | |
Definition at line 250 of file pll.h.
◆ anonymous enum
◆ anonymous enum
Enumerator |
---|
DCM_INFRA_BUS_MASK | |
DCM_INFRA_BUS_ON | |
DCM_INFRA_MEM_ON | |
DCM_INFRA_P2PRX_MASK | |
DCM_INFRA_PERI_MASK | |
DCM_INFRA_PERI_ON | |
Definition at line 262 of file pll.h.
◆ check_member() [1/18]
◆ check_member() [2/18]
◆ check_member() [3/18]
◆ check_member() [4/18]
◆ check_member() [5/18]
◆ check_member() [6/18]
◆ check_member() [7/18]
◆ check_member() [8/18]
◆ check_member() [9/18]
◆ check_member() [10/18]
◆ check_member() [11/18]
◆ check_member() [12/18]
◆ check_member() [13/18]
◆ check_member() [14/18]
◆ check_member() [15/18]
◆ check_member() [16/18]
◆ check_member() [17/18]
◆ check_member() [18/18]